
Intel - EP4CGX50CF23C8 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	3118
Number of Logic Elements/Cells	49888
Total RAM Bits	2562048
Number of I/O	290
Number of Gates	-
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx50cf23c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Symbol	Parameter	Min	Max	Unit
V _{CCINT}	Core voltage, PCI Express [®] (PCIe [®]) hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.5	1.8	V
V _{CCA}	Phase-locked loop (PLL) analog power supply	-0.5	3.75	V
V _{CCD_PLL}	PLL digital power supply	-0.5	1.8	V
V _{CCIO}	I/O banks power supply	-0.5	3.75	V
V _{CC_CLKIN}	Differential clock input pins power supply	-0.5	4.5	V
V _{CCH_GXB}	Transceiver output buffer power supply	-0.5	3.75	V
V _{CCA_GXB}	Transceiver physical medium attachment (PMA) and auxiliary power supply	-0.5	3.75	V
V _{CCL_GXB}	Transceiver PMA and auxiliary power supply	-0.5	1.8	V
VI	DC input voltage	-0.5	4.2	V
I _{OUT}	DC output current, per pin	-25	40	mA
T _{STG}	Storage temperature	-65	150	°C
TJ	Operating junction temperature	-40	125	°C

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

DC Characteristics

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

Symbol	Parameter Conditions		Device	Min	Тур	Max	Unit
I _I	Input pin leakage current	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	_	-10	_	10	μA
I _{OZ}	Tristated I/O pin leakage current	$V_0 = 0 V$ to $V_{CCIOMAX}$		-10		10	μΑ

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V_{CCI0} settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10 μ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)⁽¹⁾

		V _{CCI0} (V)												
Parameter	Condition	1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	V _{IN} > V _{IL} (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus hold high, sustaining current	V _{IN} < V _{IL} (minimum)	-8	_	-12	_	-30		-50	_	-70	_	-70	_	μΑ
Bus hold low, overdrive current	$0 V < V_{\rm IN} < V_{\rm CCI0}$	_	125		175	_	200	_	300		500		500	μA
Bus hold high, overdrive current	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$	_	-125	_	-175		-200		-300		-500		-500	μА

Parameter			V _{cci0} (V)											
	Condition	1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold trip point	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2)⁽¹⁾

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

OCT Specifications

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

		Resistance	e Tolerance	
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit
	3.0	±30	±40	%
	2.5	±30	±40	%
Series OCT without calibration	1.8	±40	±50	%
canstation	1.5	±50	±50	%
	1.2	±50	±50	%

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

		Calibratio	n Accuracy	
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit
	3.0	±10	±10	%
Series OCT with	2.5	±10	±10	%
calibration at device	1.8	±10	±10	%
power-up	1.5	±10	±10	%
	1.2	±10	±10	%

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
R	before and during configuration, as	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
R_pu	well as user mode if you enable the programmable pull-up resistor option	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
		$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
R_{PD}	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 2.5 V \pm 5\%$ (4)	6	25	43	kΩ
		$V_{CCIO} = 1.8 V \pm 5\%$ (4)	7	35	71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (4)	8	50	112	kΩ

Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ$
- $\begin{array}{ll} (4) & R_{_PD} = V_I/I_{R_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μA
I _{IOPIN(AC)}	AC current per I/O pin	8 mA <i>(1)</i>
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

I/O		V _{ccio} (V))		V _{REF} (V)	V _{TT} (V) <i>(2)</i>				
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95	
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79	
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 x V _{CCI0} (3) 0.47 x V _{CCI0} (4)	$\begin{array}{l} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$	$\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$	_	0.5 x V _{CCIO}	_	

Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2) $\,\,V_{TT}$ of the transmitting device must track V_{REF} of the receiving device.

(3) Value shown refers to DC input reference voltage, $V_{\text{REF(DC)}}.$

(4) Value shown refers to AC input reference voltage, $V_{\text{REF(AC)}}$.

Table 1-17.	Single-Ended SSTL and HST	L I/O Standards Signal S	Specifications for C	yclone IV Devices
-------------	---------------------------	--------------------------	----------------------	-------------------

I/O	V _{IL(}	_(DC) (V)	VIII	_{I(DC)} (V)	V _{IL(}	_{AC)} (V)	VIH	_(AC) (V)	V _{OL} (V)	V _{oh} (V)	I _{OL}	I _{oh}
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
SSTL-2 Class I		V _{REF} – 0.18	V _{REF} + 0.18	_		V _{REF} – 0.35	V _{REF} + 0.35	—	V _{ττ} – 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} – 0.18	V _{REF} + 0.18	—	_	V _{REF} – 0.35	V _{REF} + 0.35	—	V _{TT} – 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I	_	V _{REF} – 0.125	V _{REF} + 0.125	—	_	V _{REF} – 0.25	V _{REF} + 0.25	—	V _{TT} – 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} – 0.125	V _{REF} + 0.125	_	_	V _{REF} – 0.25	V _{REF} + 0.25	—	0.28	V _{CCI0} – 0.28	13.4	-13.4
HSTL-18 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCI0} – 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCIO} – 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCIO} – 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCI0} – 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.24	0.25 × V _{CCI0}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14

• For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	V _{CCIO} (V))	V_{Swing}	_{I(DC)} (V)	V _{X(} ,	V _{Swi}	ng(AC) /)	V _{OX(AC)} (V)				
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V _{CCIO}	$V_{CCIO}/2 - 0.2$	_	V _{CCI0} /2 + 0.2	0.7	V _{CCI} 0	V _{CCIO} /2 – 0.125		V _{CCI0} /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V _{CCIO}	V _{CCIO} /2 – 0.175	_	V _{CCI0} /2 + 0.175	0.5	V _{CCI} 0	V _{CCIO} /2 – 0.125	_	V _{CCI0} /2 + 0.125

Note to Table 1–18:

(1) Differential SSTL requires a V_{REF} input.

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾

	V _{CCIO} (V)		V _{DIF(DC)} (V)		Vx	(V) (X)		V	CM(DC)	V)	V _{DIF(AC)} (V)		
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	—	0.95	0.85	—	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	$0.48 \times V_{CCIO}$	_	0.52 x V _{CCI0}	0.48 x V _{CCIO}	_	0.52 x V _{CCI0}	0.3	0.48 x V _{CCI0}

Note to Table 1-19:

(1) Differential HSTL requires a V_{REF} input.

 Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾ (Part 1 of 2)

I/O Standard		V _{CCIO} (V)		V _{ID} (mV)		V _{ICM} (V) ⁽²⁾			V _{0D} (mV) ⁽³⁾			V _{os} (V) <i>(3)</i>		
i/U Stalluaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{ D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	—	—	_
						1.05	D _{MAX} > 700 Mbps 1.55							
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVPECL (Column I/Os) <i>(6)</i>	2.375	2.5	2.625	100		0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	_	_	_
1/03/						1.05	D _{MAX} > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	—	600	1.125	1.25	1.375
						1.05	D _{MAX} > 700 Mbps	1.55						

1/0 Ober devid		V _{CCIO} (V)		V _{ID} ((mV)		V _{ICM} (V) ⁽²⁾		Vo	_D (mV)	(3)	V _{0S} (V) ⁽³⁾		
I/O Standard	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVDS (Column I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS (Row I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_	_	_			_
BLVDS (Column I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_		_	_	_	
mini-LVDS (Row I/Os) (5)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_		_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) <i>(</i> 5)	2.375	2.5	2.625	—	_		—		100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625				_		100	200	600	0.5	1.2	1.4

Table 1-20.	Differential I/O Standard S	pecifications for C	yclone IV Devices ⁽¹⁾	(Part 2 of 2)
-------------	-----------------------------	---------------------	----------------------------------	---------------

Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2) $~V_{IN}$ range: 0 V $\leq V_{IN} \leq$ 1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$

(4) There are no fixed $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$ specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus[®] II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

To For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Symbol/	Conditions		C6			C7, I7				11	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver					•	•		•	•		
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) ⁽¹⁵⁾	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package) ⁽¹⁵⁾	—	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V _{MAX} for a receiver pin <i>(3)</i>	—	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	—	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Peak-to-peak differential input voltage V _{ID} (diff p-p)	V _{ICM} = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V _{ICM}	V _{ICM} = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– Ω setting		100	—	_	100		—	100	—	Ω
termination resistors	150– Ω setting	—	150	_	_	150		_	150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI					Compliant	Ľ				_
Programmable ppm detector ⁽⁴⁾	_				± 62.5	, 100, 128 250, 300					ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)				±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>			±300 (5), ±350 (6), (7)		_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) ⁽⁸⁾	_	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	ppm
Run length	—		80		—	80	_	—	80		UI
	No Equalization		—	1.5	—	_	1.5	—	_	1.5	dB
Programmable	Medium Low		_	4.5	_	_	4.5	_		4.5	dB
equalization	Medium High		_	5.5	—	_	5.5	—	_	5.5	dB
	High	—		7	-	_	7	-	_	7	dB

Table 1–21.	Transceiver S	necification fo	r Cyclone	IV GX Devices	(Part 2 of 4)
	Inalisourior o	poontioution to		11 UN DU11003	(1 41 (2 01 4)

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)

Symbol/	Conditions		C6			C7, 17				- Unit		
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT	
PLD-Transceiver Interface												
Interface speed (F324 and smaller package)	_	25	_	125	25	_	125	25	_	125	MHz	
Interface speed (F484 and larger package)	_	25	_	156.25	25	_	156.25	25	_	156.25	MHz	
Digital reset pulse width	_		Minimum is 2 parallel clock cycles									

Notes to Table 1–21:

(1) This specification is valid for transmitter output jitter specification with a maximum total jitter value of 112 ps, typically for 3.125 Gbps SRIO and XAUI protocols.

(2) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter Only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver Only** or **Receiver and Transmitter** mode.

- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The rate matcher supports only up to ±300 parts per million (ppm).
- (5) Supported for the F169 and F324 device packages only.
- (6) Supported for the F484, F672, and F896 device packages only. Pending device characterization.
- (7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mode.
- (8) Asynchronous spread-spectrum clocking is not supported.
- (9) For the EP4CGX30 (F484 package only), EP4CGX50, and EP4CGX75 devices, the CDR ppl tolerance is ±200 ppm.
- (10) Time taken until pll_locked goes high after pll_powerdown deasserts.
- (11) Time that the CDR must be kept in lock-to-reference mode after rx_analogreset deasserts and before rx_locktodata is asserted in manual mode.

(12) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode (Figure 1–2), or after rx_freqlocked signal goes high in automatic mode (Figure 1–3).

(13) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode.

- (14) Time taken to recover valid data after the $rx_freqlocked$ signal goes high in automatic mode.
- (15) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Symbol	Parameter	Min	Тур	Max	Unit
t _{dlock}	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
t _{outjitter_period_dedclk} (6)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	—	30	mUI
t _{outjitter_ccj_dedclk} (6)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
t _{outjitter_period_10} (6)	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	—	_	75	mUI
t _{outjitter_ccj_io} <i>(6)</i>	Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	—	_	75	mUI
t _{PLL_PSERR}	Accuracy of PLL phase shift	—	_	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	10	_		ns
t _{CONFIGPLL}	Time required to reconfigure scan chains for PLLs	_	3.5 (7)		SCANCLK cycles
f _{scanclk}	scanclk frequency	—	—	100	MHz
t _{casc_outjitter_period_dedclk}	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	425	ps
(8), (9)	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} < 100 \text{ MHz}$)	_		42.5	mUI

Table 1-25.	PLL Specifications	s for Cyclone IV Devices ^{(1),}	⁽²⁾ (Part 2 of 2)
-------------	--------------------	--	------------------------------

Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect $V_{\text{CCD_PLL}}$ to V_{CCINT} through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V_{C0} frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V_{C0} post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VC0} specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.
- (8) The cascaded PLLs specification is applicable only with the following conditions:
 - $\blacksquare \quad Upstream \ PLL {----}0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
 - Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

Embedded Multiplier Specifications

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

Mode -	Resources Used		Performance										
	Number of Multipliers	C6	C7, I7, A7	C8	C8L, 18L	Unit							
9 × 9-bit multiplier	1	340	300	260	240	175	MHz						
18 × 18-bit multiplier	1	287	250	200	185	135	MHz						

Memory Block Specifications

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

Memory		Resou	rces Used						
	Mode	LEs	M9K Memory	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit
	FIFO 256 × 36	47	1	315	274	238	200	157	MHz
M9K Block	Single-port 256 × 36	0	1	315	274	238	200	157	MHz
WISK DIUCK	Simple dual-port 256 × 36 CLK	0	1	315	274	238	200	157	MHz
	True dual port 512 × 18 single CLK	0	1	315	274	238	200	157	MHz

Configuration and JTAG Specifications

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

Programming Mode	V _{CCINT} Voltage Level (V)	DCLK f _{max}	Unit
Passive Serial (PS)	1.0 <i>(3</i>)	66	MHz
rassive Seliai (rS)	1.2	133	MHz
East Dessive Derellel (EDD) (2)	1.0 <i>(3)</i>	66	MHz
Fast Passive Parallel (FPP) ⁽²⁾	1.2 (4)	100	MHz

Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V_{CCINT} = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V_{CCINT}. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f_{MAX} for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) ⁽¹⁾	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1-30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	40	—	ns
t _{JCH}	TCK clock high time	19	_	ns
t _{JCL}	TCK clock low time	19	_	ns
t _{JPSU_TDI}	JTAG port setup time for TDI	1	_	ns
t _{JPSU_TMS}	JTAG port setup time for TMS	3	_	ns
t _{JPH}	JTAG port hold time	10	_	ns
t _{JPC0}	JTAG port clock to output ^{(2), (3)}	_	15	ns
t _{JPZX}	JTAG port high impedance to valid output ^{(2), (3)}	—	15	ns
t _{JPXZ}	JTAG port valid output to high impedance ^{(2), (3)}	—	15	ns
t _{JSSU}	Capture register setup time	5	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSC0}	Update register clock to output	_	25	ns
t _{JSZX}	Update register high impedance to valid output	_	25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Notes to Table 1-30:

(1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1–37.

- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

- ***** For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
- Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

0 milest			C6			C7, I	7		C8, A	7		C8L, I	8L		C9L		Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
	×10	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×8	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
f _{HSCLK} (input clock	×7	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
(input clock frequency)	×4	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
1 37	×2	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×1	5	_	360	5		311	5	_	311	5	_	311	5		265	MHz
	×10	100	_	360	100		311	100	_	311	100	_	311	100	_	265	Mbps
	×8	80		360	80		311	80		311	80		311	80		265	Mbps
Device operation in	×7	70		360	70	—	311	70		311	70		311	70	—	265	Mbps
Mbps	×4	40		360	40	—	311	40		311	40		311	40	—	265	Mbps
	×2	20	_	360	20		311	20	_	311	20	_	311	20	—	265	Mbps
	×1	10		360	10	—	311	10		311	10		311	10	—	265	Mbps
t _{DUTY}	—	45		55	45		55	45		55	45		55	45		55	%
Transmitter channel-to- channel skew (TCCS)	_	_		200	_	_	200	_	_	200	_		200	_	_	200	ps
Output jitter (peak to peak)	—	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500		_	500		ps
t _{FALL}	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps

Symbol	Modes	C6			C7, I7		C8, A7		C8L, 18L			C9L			Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
t _{LOCK} (2)	_	—		1		—	1	_		1			1		—	1	ms

Table 1–32. Emulated RSDS_E	1R Transmitter Timing	Specifications for C	vclone IV Devices ^{(1), (3)}	(Part 2 of 2)
		• • • • • • • • • • • • • • • • •		(

Notes to Table 1-32:

(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Modes		C6			C7, 17	7		C8, A	7		C8L, I	8L		Unit		
Symbol	woues	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	×10	5	—	200	5	—	155.5	5	—	155.5	5	—	155.5	5	_	132.5	MHz
	×8	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
f _{HSCLK} (input clock	×7	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
frequency)	×4	5	_	200	5	—	155.5	5	—	155.5	5		155.5	5		132.5	MHz
,	×2	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
	×1	5	_	400	5	_	311	5	—	311	5	_	311	5	_	265	MHz
	×10	100	_	400	100	_	311	100	—	311	100		311	100		265	Mbps
	×8	80	_	400	80	_	311	80	—	311	80	_	311	80	_	265	Mbps
Device operation in	×7	70	_	400	70	—	311	70	—	311	70	_	311	70	—	265	Mbps
Mbps	×4	40	—	400	40	—	311	40	—	311	40	_	311	40	—	265	Mbps
	×2	20		400	20		311	20	_	311	20		311	20	_	265	Mbps
	×1	10	_	400	10	—	311	10		311	10	_	311	10		265	Mbps
t _{DUTY}	—	45	_	55	45	_	55	45	—	55	45		55	45		55	%
TCCS	—	_	_	200	_	_	200	_	—	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_		550	_	_	600		_	700	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK} (3)				1			1			1			1			1	ms

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

IOE Programmable Delay

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

		Number		Max Offset					
Parameter	Paths Affected	of	Min Offset	Fast Corner		Slow Corner			Unit
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.054	1.924	3.387	4.017	3.411	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.010	1.875	3.341	4.252	3.367	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.641	0.631	1.111	1.377	1.124	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.971	0.931	1.684	2.298	1.684	ns

Notes to Table 1-40:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number		Max Offset					
Parameter	Paths Affected	of	Min Offset	Fast Corner		Slow Corner			Unit
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.057	1.921	3.389	4.146	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.059	1.919	3.420	4.374	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.670	0.623	1.160	1.420	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.960	0.919	1.656	2.258	1.656	ns

Notes to Table 1-41:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

		Number		Max Offset						
Parameter	Paths 0	of	Of Min	Fast Corner		Slow Corner				Unit
		Settings		C6	17	C6	C7	C8	17	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.313	1.209	2.184	2.336	2.451	2.387	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.208	2.200	2.399	2.554	2.446	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.438	0.404	0.751	0.825	0.886	0.839	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.713	0.682	1.228	1.41	1.566	1.424	ns

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number		Max Offset						
Parameter	Paths Affected	of	Min Offset	Fast Corner		Slow Corner				Unit
		Settings		C6	17	C6	C 7	C8	17	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.210	2.209	2.398	2.526	2.443	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.313	1.208	2.205	2.406	2.563	2.450	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.461	0.421	0.789	0.869	0.933	0.884	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.712	0.682	1.225	1.407	1.562	1.421	ns

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	V _{DIF(AC)}	AC differential input voltage: The minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage: The minimum DC input differential voltage required for switching.
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{IH}	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage.
	V _{IH(DC)}	High-level DC input voltage.
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
	V _{IL (AC)}	Low-level AC input voltage.
	V _{IL (DC)}	Low-level DC input voltage.
	V _{IN}	DC input voltage.
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
V	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{0D} = V_{0H} - V_{0L}$.
	V _{OH}	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.
	V _{OL}	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
	V _{os}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
	V _{OX (AC)}	AC differential output cross point voltage: the voltage at which the differential output signals must cross.
	V _{REF}	Reference voltage for the SSTL and HSTL I/O standards.
	V _{REF (AC)}	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$.
	V _{REF (DC)}	DC input reference voltage for the SSTL and HSTL I/O standards.
	V _{SWING (AC)}	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{SWING (DC)}	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{TT}	Termination voltage for the SSTL and HSTL I/O standards.
	V _{X (AC)}	AC differential input cross point voltage: The voltage at which the differential input signals must cross.
W	—	_
X	—	_
Y	—	_
Z	—	_

Document Revision History

Table 1–47 lists the revision history for this chapter.

Date	Version	Changes						
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.						
Ostobor 2014	10	Updated maximum value for V _{CCD_PLL} in Table 1–1.						
October 2014 1.9		Removed extended temperature note in Table 1–3.						
December 2013	1.8	Updated Table 1–21 by adding Note (15).						
May 2013	1.7	Updated Table 1–15 by adding Note (4).						
		■ Updated the maximum value for V _I , V _{CCD_PLL} , V _{CCI0} , V _{CC_CLKIN} , V _{CCH_GXB} , and V _{CCA_GXB} Table 1–1.						
		■ Updated Table 1–11 and Table 1–22.						
October 2012	1.6	 Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. 						
		■ Updated Table 1–29 to include the typical DCLK value.						
		 Updated the minimum f_{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35. 						
)11 1.5	 Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. 						
November 2011		 Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21. 						
		■ Updated Figure 1–1.						
		 Updated for the Quartus II software version 10.1 release. 						
December 2010	1.4	■ Updated Table 1–21 and Table 1–25.						
		 Minor text edits. 						
		Updated for the Quartus II software version 10.0 release:						
	1.3	■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.						
July 2010		■ Updated Figure 1–2 and Figure 1–3.						
		 Removed SW Requirement and TCCS for Cyclone IV Devices tables. 						
		 Minor text edits. 						
		Updated to include automotive devices:						
		 Updated the "Operating Conditions" and "PLL Specifications" sections. 						
March 2010	1.2	 Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43. 						
		 Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os. 						
		 Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. 						
		 Minor text edits. 						