

Welcome to [E-XFL.COM](http://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 3118 |
| Number of Logic Elements/Cells | 49888 |
| Total RAM Bits | 2562048 |
| Number of I/O | 310 |
| Number of Gates | - |
| Voltage - Supply | 1.16V ~ 1.24V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (Tj) |
| Package / Case | 672-BGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep4cgx50df27c7n |

 Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|-----------------|---|------|------|------|
| V_{CCINT} | Core voltage, PCI Express® (PCIe®) hard IP block, and transceiver physical coding sublayer (PCS) power supply | -0.5 | 1.8 | V |
| V_{CCA} | Phase-locked loop (PLL) analog power supply | -0.5 | 3.75 | V |
| V_{CCD_PLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V_{CCIO} | I/O banks power supply | -0.5 | 3.75 | V |
| V_{CC_CLKIN} | Differential clock input pins power supply | -0.5 | 4.5 | V |
| V_{CCH_GXB} | Transceiver output buffer power supply | -0.5 | 3.75 | V |
| V_{CCA_GXB} | Transceiver physical medium attachment (PMA) and auxiliary power supply | -0.5 | 3.75 | V |
| V_{CCL_GXB} | Transceiver PMA and auxiliary power supply | -0.5 | 1.8 | V |
| V_I | DC input voltage | -0.5 | 4.2 | V |
| I_{OUT} | DC output current, per pin | -25 | 40 | mA |
| T_{STG} | Storage temperature | -65 | 150 | °C |
| T_J | Operating junction temperature | -40 | 125 | °C |

Note to Table 1–1:

- (1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices^{(1), (2)} (Part 1 of 2)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|--|--|-------|-----|------------|------|
| V_{CCINT} ⁽³⁾ | Supply voltage for internal logic, 1.2-V operation | — | 1.15 | 1.2 | 1.25 | V |
| | Supply voltage for internal logic, 1.0-V operation | — | 0.97 | 1.0 | 1.03 | V |
| V_{CCIO} ^{(3), (4)} | Supply voltage for output buffers, 3.3-V operation | — | 3.135 | 3.3 | 3.465 | V |
| | Supply voltage for output buffers, 3.0-V operation | — | 2.85 | 3 | 3.15 | V |
| | Supply voltage for output buffers, 2.5-V operation | — | 2.375 | 2.5 | 2.625 | V |
| | Supply voltage for output buffers, 1.8-V operation | — | 1.71 | 1.8 | 1.89 | V |
| | Supply voltage for output buffers, 1.5-V operation | — | 1.425 | 1.5 | 1.575 | V |
| | Supply voltage for output buffers, 1.2-V operation | — | 1.14 | 1.2 | 1.26 | V |
| V_{CCA} ⁽³⁾ | Supply (analog) voltage for PLL regulator | — | 2.375 | 2.5 | 2.625 | V |
| V_{CCD_PLL} ⁽³⁾ | Supply (digital) voltage for PLL, 1.2-V operation | — | 1.15 | 1.2 | 1.25 | V |
| | Supply (digital) voltage for PLL, 1.0-V operation | — | 0.97 | 1.0 | 1.03 | V |
| V_I | Input voltage | — | -0.5 | — | 3.6 | V |
| V_O | Output voltage | — | 0 | — | V_{CCIO} | V |
| T_J | Operating junction temperature | For commercial use | 0 | — | 85 | °C |
| | | For industrial use | -40 | — | 100 | °C |
| | | For extended temperature | -40 | — | 125 | °C |
| | | For automotive use | -40 | — | 125 | °C |
| t_{RAMP} | Power supply ramp time | Standard power-on reset (POR) ⁽⁵⁾ | 50 µs | — | 50 ms | — |
| | | Fast POR ⁽⁶⁾ | 50 µs | — | 3 ms | — |

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices ^{(1), (2)} (Part 2 of 2)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------|--|-------------------|------------|------------|------------|-------------|
| I_{Diode} | Magnitude of DC current across PCI-clamp diode when enable | — | — | — | 10 | mA |

Notes to Table 1–3:

- (1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.
- (2) V_{CCIO} for all I/O banks must be powered up during device operation. All V_{CCA} pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (3) V_{CC} must rise monotonically.
- (4) V_{CCIO} powers all input buffers.
- (5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.
- (6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--|--|-------------------|------------|------------|------------|-------------|
| $V_{\text{CCINT}}^{(3)}$ | Core voltage, PCIe hard IP block, and transceiver PCS power supply | — | 1.16 | 1.2 | 1.24 | V |
| $V_{\text{CCA}}^{(1), (3)}$ | PLL analog power supply | — | 2.375 | 2.5 | 2.625 | V |
| $V_{\text{CCD_PLL}}^{(2)}$ | PLL digital power supply | — | 1.16 | 1.2 | 1.24 | V |
| $V_{\text{CCIO}}^{(3), (4)}$ | I/O banks power supply for 3.3-V operation | — | 3.135 | 3.3 | 3.465 | V |
| | I/O banks power supply for 3.0-V operation | — | 2.85 | 3 | 3.15 | V |
| | I/O banks power supply for 2.5-V operation | — | 2.375 | 2.5 | 2.625 | V |
| | I/O banks power supply for 1.8-V operation | — | 1.71 | 1.8 | 1.89 | V |
| | I/O banks power supply for 1.5-V operation | — | 1.425 | 1.5 | 1.575 | V |
| | I/O banks power supply for 1.2-V operation | — | 1.14 | 1.2 | 1.26 | V |
| $V_{\text{CC_CLKIN}}^{(3), (5), (6)}$ | Differential clock input pins power supply for 3.3-V operation | — | 3.135 | 3.3 | 3.465 | V |
| | Differential clock input pins power supply for 3.0-V operation | — | 2.85 | 3 | 3.15 | V |
| | Differential clock input pins power supply for 2.5-V operation | — | 2.375 | 2.5 | 2.625 | V |
| | Differential clock input pins power supply for 1.8-V operation | — | 1.71 | 1.8 | 1.89 | V |
| | Differential clock input pins power supply for 1.5-V operation | — | 1.425 | 1.5 | 1.575 | V |
| | Differential clock input pins power supply for 1.2-V operation | — | 1.14 | 1.2 | 1.26 | V |
| $V_{\text{CCH_GXB}}$ | Transceiver output buffer power supply | — | 2.375 | 2.5 | 2.625 | V |

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2) (1)

| Parameter | Condition | V _{CCIO} (V) | | | | | | | | | | | | Unit | |
|---------------------|-----------|-----------------------|-----|-------|-------|------|------|-----|-----|-----|-----|-----|-----|------|--|
| | | 1.2 | | 1.5 | | 1.8 | | 2.5 | | 3.0 | | 3.3 | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Bus hold trip point | — | 0.3 | 0.9 | 0.375 | 1.125 | 0.68 | 1.07 | 0.7 | 1.7 | 0.8 | 2 | 0.8 | 2 | V | |

Note to Table 1–7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

OCT Specifications

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

Table 1–8. Series OCT Without Calibration Specifications for Cyclone IV Devices

| Description | V _{CCIO} (V) | Resistance Tolerance | | Unit |
|--------------------------------|-----------------------|----------------------|---|------|
| | | Commercial Maximum | Industrial, Extended industrial, and Automotive Maximum | |
| Series OCT without calibration | 3.0 | ±30 | ±40 | % |
| | 2.5 | ±30 | ±40 | % |
| | 1.8 | ±40 | ±50 | % |
| | 1.5 | ±50 | ±50 | % |
| | 1.2 | ±50 | ±50 | % |

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

Table 1–9. Series OCT with Calibration at Device Power-Up Specifications for Cyclone IV Devices

| Description | V _{CCIO} (V) | Calibration Accuracy | | Unit |
|--|-----------------------|----------------------|---|------|
| | | Commercial Maximum | Industrial, Extended industrial, and Automotive Maximum | |
| Series OCT with calibration at device power-up | 3.0 | ±10 | ±10 | % |
| | 2.5 | ±10 | ±10 | % |
| | 1.8 | ±10 | ±10 | % |
| | 1.5 | ±10 | ±10 | % |
| | 1.2 | ±10 | ±10 | % |

Example 1-1 shows how to calculate the change of 50- Ω I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

Example 1-1. Impedance Change

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because ΔR_V is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because ΔR_T is positive,

$$MF_T = 15.72/100 + 1 = 1.157$$

$$MF = 0.963 \times 1.157 = 1.114$$

$$R_{final} = 50 \times 1.114 = 55.71 \Omega$$

Pin Capacitance

Table 1-11 lists the pin capacitance for Cyclone IV devices.

Table 1-11. Pin Capacitance for Cyclone IV Devices ⁽¹⁾

| Symbol | Parameter | Typical – Quad Flat Pack (QFP) | Typical – Quad Flat No Leads (QFN) | Typical – Ball-Grid Array (BGA) | Unit |
|---------------------|---|--------------------------------|------------------------------------|---------------------------------|------|
| C_{IOTB} | Input capacitance on top and bottom I/O pins | 7 | 7 | 6 | pF |
| C_{IOLR} | Input capacitance on right I/O pins | 7 | 7 | 5 | pF |
| C_{LVDSLR} | Input capacitance on right I/O pins with dedicated LVDS output | 8 | 8 | 7 | pF |
| C_{VREFLR} (2) | Input capacitance on right dual-purpose VREF pin when used as V _{REF} or user I/O pin | 21 | 21 | 21 | pF |
| C_{VREFTB} (2) | Input capacitance on top and bottom dual-purpose VREF pin when used as V _{REF} or user I/O pin | 23 ⁽³⁾ | 23 | 23 | pF |
| C_{CLKTB} | Input capacitance on top and bottom dedicated clock input pins | 7 | 7 | 6 | pF |
| C_{CLKLR} | Input capacitance on right dedicated clock input pins | 6 | 6 | 5 | pF |

Notes to Table 1-11:

- (1) The pin capacitance applies to FBGA, UGPA, and MBGA packages.
- (2) When you use the VREF pin as a regular input or output, you can expect a reduced performance of toggle rate and t_{CO} because of higher pin capacitance.
- (3) C_{VREFTB} for the EP4CE22 device is 30 pF.

Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1-14 lists the hysteresis specifications across the supported V_{CCIO} range for Schmitt trigger inputs in Cyclone IV devices.

Table 1-14. Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

| Symbol | Parameter | Conditions (V) | Minimum | Unit |
|---------------|--------------------------------------|------------------|---------|------|
| $V_{SCHMITT}$ | Hysteresis for Schmitt trigger input | $V_{CCIO} = 3.3$ | 200 | mV |
| | | $V_{CCIO} = 2.5$ | 200 | mV |
| | | $V_{CCIO} = 1.8$ | 140 | mV |
| | | $V_{CCIO} = 1.5$ | 110 | mV |

I/O Standard Specifications

The following tables list input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}), for various I/O standards supported by Cyclone IV devices. Table 1-15 through Table 1-20 provide the I/O standard specifications for Cyclone IV devices.

Table 1-15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

| I/O Standard | V_{CCIO} (V) | | | V_{IL} (V) | | V_{IH} (V) | | V_{OL} (V) | V_{OH} (V) | I_{OL} (mA) (4) | I_{OH} (mA) (4) |
|-------------------|----------------|-----|-------|--------------|------------------------|------------------------|------------------|------------------------|------------------------|-------------------|-------------------|
| | Min | Typ | Max | Min | Max | Min | Max | Max | Min | | |
| 3.3-V LVTTL (3) | 3.135 | 3.3 | 3.465 | — | 0.8 | 1.7 | 3.6 | 0.45 | 2.4 | 4 | -4 |
| 3.3-V LVC MOS (3) | 3.135 | 3.3 | 3.465 | — | 0.8 | 1.7 | 3.6 | 0.2 | $V_{CCIO} - 0.2$ | 2 | -2 |
| 3.0-V LVTTL (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | $V_{CCIO} + 0.3$ | 0.45 | 2.4 | 4 | -4 |
| 3.0-V LVC MOS (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | $V_{CCIO} + 0.3$ | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| 2.5 V (3) | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | $V_{CCIO} + 0.3$ | 0.4 | 2.0 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | 2.25 | 0.45 | $V_{CCIO} - 0.45$ | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2 | -2 |
| 3.0-V PCI | 2.85 | 3.0 | 3.15 | — | $0.3 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3.0 | 3.15 | — | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | 1.5 | -0.5 |

Notes to Table 1-15:

- (1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1-15, refer to “Glossary” on page 1-37.
- (2) AC load $CL = 10 \text{ pF}$
- (3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVC MOS I/O standards, refer to *AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVC MOS I/O Systems*.
- (4) To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the handbook.

Table 1–16. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Cyclone IV Devices⁽¹⁾

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) ⁽²⁾ | | |
|---------------------|-----------------------|-----|-------|---|--|---|------------------------------------|-------------------------|-------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 1.19 | 1.25 | 1.31 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| HSTL-18 Class I, II | 1.7 | 1.8 | 1.9 | 0.833 | 0.9 | 0.969 | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 |
| HSTL-15 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | 0.85 | 0.9 | 0.95 |
| HSTL-12 Class I, II | 1.425 | 1.5 | 1.575 | 0.71 | 0.75 | 0.79 | 0.71 | 0.75 | 0.79 |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.48 × V _{CCIO} ⁽³⁾ | 0.5 × V _{CCIO} ⁽³⁾ | 0.52 × V _{CCIO} ⁽³⁾ | — | 0.5 × V _{CCIO} | — |
| | | | | 0.47 × V _{CCIO} ⁽⁴⁾ | 0.5 × V _{CCIO} ⁽⁴⁾ | 0.53 × V _{CCIO} ⁽⁴⁾ | | | |

Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to “Glossary” on page 1–37.

(2) V_{TT} of the transmitting device must track V_{REF} of the receiving device.

(3) Value shown refers to DC input reference voltage, V_{REF(DC)}.

(4) Value shown refers to AC input reference voltage, V_{REF(AC)}.

Table 1–17. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone IV Devices

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | | V _{IH(AC)} (V) | | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|------------------|-------------------------|--------------------------|--------------------------|--------------------------|-------------------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | Min | Max | Min | Max | Min | Max | Min | Max | Max | Min | | |
| SSTL-2 Class I | — | V _{REF} – 0.18 | V _{REF} + 0.18 | — | — | V _{REF} – 0.35 | V _{REF} + 0.35 | — | V _{TT} – 0.57 | V _{TT} + 0.57 | 8.1 | -8.1 |
| SSTL-2 Class II | — | V _{REF} – 0.18 | V _{REF} + 0.18 | — | — | V _{REF} – 0.35 | V _{REF} + 0.35 | — | V _{TT} – 0.76 | V _{TT} + 0.76 | 16.4 | -16.4 |
| SSTL-18 Class I | — | V _{REF} – 0.125 | V _{REF} + 0.125 | — | — | V _{REF} – 0.25 | V _{REF} + 0.25 | — | V _{TT} – 0.475 | V _{TT} + 0.475 | 6.7 | -6.7 |
| SSTL-18 Class II | — | V _{REF} – 0.125 | V _{REF} + 0.125 | — | — | V _{REF} – 0.25 | V _{REF} + 0.25 | — | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| HSTL-18 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | — | V _{REF} – 0.2 | V _{REF} + 0.2 | — | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | — | V _{REF} – 0.2 | V _{REF} + 0.2 | — | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | — | V _{REF} – 0.2 | V _{REF} + 0.2 | — | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | — | V _{REF} – 0.2 | V _{REF} + 0.2 | — | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | -0.24 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.24 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | -0.24 | V _{REF} – 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.24 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 14 | -14 |

Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾ (Part 2 of 2)

| I/O Standard | V _{CCIO} (V) | | | V _{ID} (mV) | | V _{IcM} (V) ⁽²⁾ | | | V _{OD} (mV) ⁽³⁾ | | | V _{OS} (V) ⁽³⁾ | | |
|---|-----------------------|-----|-------|----------------------|-----|-------------------------------------|--|------|-------------------------------------|-----|-----|------------------------------------|------|-------|
| | Min | Typ | Max | Min | Max | Min | Condition | Max | Min | Typ | Max | Min | Typ | Max |
| LVDS (Column I/Os) | 2.375 | 2.5 | 2.625 | 100 | — | 0.05 | D _{MAX} ≤ 500 Mbps | 1.80 | 247 | — | 600 | 1.125 | 1.25 | 1.375 |
| | | | | | | 0.55 | 500 Mbps ≤ D _{MAX} ≤ 700 Mbps | 1.80 | | | | | | |
| | | | | | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | | | | | | |
| BLVDS (Row I/Os) ⁽⁴⁾ | 2.375 | 2.5 | 2.625 | 100 | — | — | — | — | — | — | — | — | — | — |
| BLVDS (Column I/Os) ⁽⁴⁾ | 2.375 | 2.5 | 2.625 | 100 | — | — | — | — | — | — | — | — | — | — |
| mini-LVDS (Row I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 300 | — | 600 | 1.0 | 1.2 | 1.4 |
| mini-LVDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 300 | — | 600 | 1.0 | 1.2 | 1.4 |
| RSDS [®] (Row I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 |
| RSDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 |
| PPDS (Row I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 |
| PPDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 |

Notes to Table 1–20:

- (1) For an explanation of terms used in Table 1–20, refer to “Glossary” on page 1–37.
- (2) V_{IN} range: 0 V ≤ V_{IN} ≤ 1.85 V.
- (3) R_L range: 90 ≤ R_L ≤ 110 Ω.
- (4) There are no fixed V_{IN}, V_{OD}, and V_{OS} specifications for BLVDS. They depend on the system topology.
- (5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.
- (6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

| Symbol/ Description | Conditions | C6 | | | C7, I7 | | | C8 | | | Unit |
|--|---|-----------|-----|-------|--------|-----|-------|-----|-----|-------|-----------------------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Signal detect/loss threshold | PIPE mode | 65 | — | 175 | 65 | — | 175 | 65 | — | 175 | mV |
| t_{LTR} (10) | — | — | — | 75 | — | — | 75 | — | — | 75 | μs |
| $t_{LTD-LTD_Manual}$ (11) | — | 15 | — | — | 15 | — | — | 15 | — | — | μs |
| t_{LTD} (12) | — | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | ns |
| t_{LTD_Manual} (13) | — | — | — | 4000 | — | — | 4000 | — | — | 4000 | ns |
| t_{LTD_Auto} (14) | — | — | — | 4000 | — | — | 4000 | — | — | 4000 | ns |
| Receiver buffer and CDR offset cancellation time (per channel) | — | — | — | 17000 | — | — | 17000 | — | — | 17000 | recon fig_c lk cycles |
| Programmable DC gain | DC Gain Setting = 0 | — | 0 | — | — | 0 | — | — | 0 | — | dB |
| | DC Gain Setting = 1 | — | 3 | — | — | 3 | — | — | 3 | — | dB |
| | DC Gain Setting = 2 | — | 6 | — | — | 6 | — | — | 6 | — | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | 1.5 V PCML | — | — | — | — | — | — | — | — | — | — |
| Data rate (F324 and smaller package) | — | 600 | — | 2500 | 600 | — | 2500 | 600 | — | 2500 | Mbps |
| Data rate (F484 and larger package) | — | 600 | — | 3125 | 600 | — | 3125 | 600 | — | 2500 | Mbps |
| V_{OCM} | 0.65 V setting | — | 650 | — | — | 650 | — | — | 650 | — | mV |
| Differential on-chip termination resistors | 100-Ω setting | — | 100 | — | — | 100 | — | — | 100 | — | Ω |
| | 150-Ω setting | — | 150 | — | — | 150 | — | — | 150 | — | Ω |
| Differential and common mode return loss | PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA | Compliant | | | | | | | | | — |
| Rise time | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |
| Fall time | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |
| Intra-differential pair skew | — | — | — | 15 | — | — | 15 | — | — | 15 | ps |
| Intra-transceiver block skew | — | — | — | 120 | — | — | 120 | — | — | 120 | ps |

Figure 1–2 shows the lock time parameters in manual mode.

 LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–2. Lock Time Parameters for Manual Mode





Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode



Embedded Multiplier Specifications

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

| Mode | Resources Used | Performance | | | | | Unit |
|------------------------|-----------------------|-------------|------------|-----|----------|-----|------|
| | Number of Multipliers | C6 | C7, I7, A7 | C8 | C8L, I8L | C9L | |
| 9 × 9-bit multiplier | 1 | 340 | 300 | 260 | 240 | 175 | MHz |
| 18 × 18-bit multiplier | 1 | 287 | 250 | 200 | 185 | 135 | MHz |

Memory Block Specifications

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

Table 1–27. Memory Block Performance Specifications for Cyclone IV Devices

| Memory | Mode | Resources Used | | Performance | | | | | Unit |
|-----------|------------------------------------|----------------|------------|-------------|------------|-----|----------|-----|------|
| | | LEs | M9K Memory | C6 | C7, I7, A7 | C8 | C8L, I8L | C9L | |
| M9K Block | FIFO 256 × 36 | 47 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| | Single-port 256 × 36 | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| | Simple dual-port 256 × 36 CLK | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| | True dual port 512 × 18 single CLK | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |

Configuration and JTAG Specifications

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

Table 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices ⁽¹⁾

| Programming Mode | V _{CCINT} Voltage Level (V) | DCLK f _{MAX} | Unit |
|--|--------------------------------------|-----------------------|------|
| Passive Serial (PS) | 1.0 ⁽³⁾ | 66 | MHz |
| | 1.2 | 133 | MHz |
| Fast Passive Parallel (FPP) ⁽²⁾ | 1.0 ⁽³⁾ | 66 | MHz |
| | 1.2 ⁽⁴⁾ | 100 | MHz |

Notes to Table 1–28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V_{CCINT} = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V_{CCINT}. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f_{MAX} for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

-  For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
-  Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to “Glossary” on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices^{(1), (2), (4)} (Part 1 of 2)

| Symbol | Modes | C6 | | | C7, I7 | | | C8, A7 | | | C8L, I8L | | | C9L | | | Unit |
|--|---------------------------------------|-----|-----|-----|--------|-----|-------|--------|-----|-------|----------|-----|-------|-----|-----|-------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| f_{HSCLK} (input clock frequency) | ×10 | 5 | — | 180 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×8 | 5 | — | 180 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×7 | 5 | — | 180 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×4 | 5 | — | 180 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×2 | 5 | — | 180 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×1 | 5 | — | 360 | 5 | — | 311 | 5 | — | 311 | 5 | — | 311 | 5 | — | 265 | MHz |
| Device operation in Mbps | ×10 | 100 | — | 360 | 100 | — | 311 | 100 | — | 311 | 100 | — | 311 | 100 | — | 265 | Mbps |
| | ×8 | 80 | — | 360 | 80 | — | 311 | 80 | — | 311 | 80 | — | 311 | 80 | — | 265 | Mbps |
| | ×7 | 70 | — | 360 | 70 | — | 311 | 70 | — | 311 | 70 | — | 311 | 70 | — | 265 | Mbps |
| | ×4 | 40 | — | 360 | 40 | — | 311 | 40 | — | 311 | 40 | — | 311 | 40 | — | 265 | Mbps |
| | ×2 | 20 | — | 360 | 20 | — | 311 | 20 | — | 311 | 20 | — | 311 | 20 | — | 265 | Mbps |
| | ×1 | 10 | — | 360 | 10 | — | 311 | 10 | — | 311 | 10 | — | 311 | 10 | — | 265 | Mbps |
| t_{DUTY} | — | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | % |
| Transmitter channel-to-channel skew (TCCS) | — | — | — | 200 | — | — | 200 | — | — | 200 | — | — | 200 | — | — | 200 | ps |
| Output jitter (peak to peak) | — | — | — | 500 | — | — | 500 | — | — | 550 | — | — | 600 | — | — | 700 | ps |
| t_{RISE} | 20 – 80%, $C_{LOAD} = 5\text{ pF}$ | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | ps |
| t_{FALL} | 20 – 80%, $C_{LOAD} = 5\text{ pF}$ | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | ps |

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices^{(1), (3)} (Part 2 of 2)

| Symbol | Modes | C6 | | | C7, I7 | | | C8, A7 | | | C8L, I8L | | | C9L | | | Unit |
|----------------------------------|-------|-----|-----|-----|--------|-----|-----|--------|-----|-----|----------|-----|-----|-----|-----|-----|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| t _{LOCK} ⁽²⁾ | — | — | — | 1 | — | — | 1 | — | — | 1 | — | — | 1 | — | — | 1 | ms |

Notes to Table 1–32:

- (1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices^{(1), (2), (4)}

| Symbol | Modes | C6 | | | C7, I7 | | | C8, A7 | | | C8L, I8L | | | C9L | | | Unit |
|--|------------------------------------|-----|-----|-----|--------|-----|-------|--------|-----|-------|----------|-----|-------|-----|-----|-------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| f _{HSCLK} (input clock frequency) | ×10 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×8 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×7 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×4 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×2 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | — | 132.5 | MHz |
| | ×1 | 5 | — | 400 | 5 | — | 311 | 5 | — | 311 | 5 | — | 311 | 5 | — | 265 | MHz |
| Device operation in Mbps | ×10 | 100 | — | 400 | 100 | — | 311 | 100 | — | 311 | 100 | — | 311 | 100 | — | 265 | Mbps |
| | ×8 | 80 | — | 400 | 80 | — | 311 | 80 | — | 311 | 80 | — | 311 | 80 | — | 265 | Mbps |
| | ×7 | 70 | — | 400 | 70 | — | 311 | 70 | — | 311 | 70 | — | 311 | 70 | — | 265 | Mbps |
| | ×4 | 40 | — | 400 | 40 | — | 311 | 40 | — | 311 | 40 | — | 311 | 40 | — | 265 | Mbps |
| | ×2 | 20 | — | 400 | 20 | — | 311 | 20 | — | 311 | 20 | — | 311 | 20 | — | 265 | Mbps |
| | ×1 | 10 | — | 400 | 10 | — | 311 | 10 | — | 311 | 10 | — | 311 | 10 | — | 265 | Mbps |
| t _{DUTY} | — | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | 45 | — | 55 | % |
| TCCS | — | — | — | 200 | — | — | 200 | — | — | 200 | — | — | 200 | — | — | 200 | ps |
| Output jitter (peak to peak) | — | — | — | 500 | — | — | 500 | — | — | 550 | — | — | 600 | — | — | 700 | ps |
| t _{RISE} | 20 – 80%, C _{LOAD} = 5 pF | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | ps |
| t _{FALL} | 20 – 80%, C _{LOAD} = 5 pF | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | — | 500 | — | ps |
| t _{LOCK} ⁽³⁾ | — | — | — | 1 | — | — | 1 | — | — | 1 | — | — | 1 | — | — | 1 | ms |

Notes to Table 1–33:

- (1) Applicable for true and emulated mini-LVDS transmitter.
- (2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
- Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices^{(1), (3)}

| Symbol | Modes | C6 | | C7, I7 | | C8, A7 | | C8L, I8L | | C9L | | Unit |
|-------------------------------------|-------|-----|-----|--------|-------|--------|-------|----------|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| f_{HSCLK} (input clock frequency) | ×10 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×8 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×7 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×4 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×2 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×1 | 5 | 420 | 5 | 402.5 | 5 | 402.5 | 5 | 362 | 5 | 265 | MHz |
| HSIODR | ×10 | 100 | 840 | 100 | 740 | 100 | 640 | 100 | 640 | 100 | 500 | Mbps |
| | ×8 | 80 | 840 | 80 | 740 | 80 | 640 | 80 | 640 | 80 | 500 | Mbps |
| | ×7 | 70 | 840 | 70 | 740 | 70 | 640 | 70 | 640 | 70 | 500 | Mbps |
| | ×4 | 40 | 840 | 40 | 740 | 40 | 640 | 40 | 640 | 40 | 500 | Mbps |
| | ×2 | 20 | 840 | 20 | 740 | 20 | 640 | 20 | 640 | 20 | 500 | Mbps |
| | ×1 | 10 | 420 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |
| t_{DUTY} | — | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| TCOS | — | — | 200 | — | 200 | — | 200 | — | 200 | — | 200 | ps |
| Output jitter (peak to peak) | — | — | 500 | — | 500 | — | 550 | — | 600 | — | 700 | ps |
| t_{LOCK} ⁽²⁾ | — | — | 1 | — | 1 | — | 1 | — | 1 | — | 1 | ms |

Notes to Table 1–34:

- (1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices^{(1), (3)} (Part 1 of 2)

| Symbol | Modes | C6 | | C7, I7 | | C8, A7 | | C8L, I8L | | C9L | | Unit |
|-------------------------------------|-------|-----|-------|--------|-------|--------|-------|----------|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| f_{HSCLK} (input clock frequency) | ×10 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×8 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×7 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×4 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×2 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×1 | 5 | 402.5 | 5 | 402.5 | 5 | 402.5 | 5 | 362 | 5 | 265 | MHz |
| HSIODR | ×10 | 100 | 640 | 100 | 640 | 100 | 550 | 100 | 550 | 100 | 500 | Mbps |
| | ×8 | 80 | 640 | 80 | 640 | 80 | 550 | 80 | 550 | 80 | 500 | Mbps |
| | ×7 | 70 | 640 | 70 | 640 | 70 | 550 | 70 | 550 | 70 | 500 | Mbps |
| | ×4 | 40 | 640 | 40 | 640 | 40 | 550 | 40 | 550 | 40 | 500 | Mbps |
| | ×2 | 20 | 640 | 20 | 640 | 20 | 550 | 20 | 550 | 20 | 500 | Mbps |
| | ×1 | 10 | 402.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices^{(1), (3)} (Part 2 of 2)

| Symbol | Modes | C6 | | C7, I7 | | C8, A7 | | C8L, I8L | | C9L | | Unit |
|----------------------------------|-------|-----|-----|--------|-----|--------|-----|----------|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{DUTY} | — | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| TCCS | — | — | 200 | — | 200 | — | 200 | — | 200 | — | 200 | ps |
| Output jitter (peak to peak) | — | — | 500 | — | 500 | — | 550 | — | 600 | — | 700 | ps |
| t _{LOCK} ⁽²⁾ | — | — | 1 | — | 1 | — | 1 | — | 1 | — | 1 | ms |

Notes to Table 1–35:

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices^{(1), (3)}

| Symbol | Modes | C6 | | C7, I7 | | C8, A7 | | C8L, I8L | | C9L | | Unit |
|--|-------|-----|-------|--------|-------|--------|-------|----------|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| f _{HSCLK} (input clock frequency) | ×10 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×8 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×7 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×4 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×2 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | MHz |
| HSIODR | ×10 | 100 | 875 | 100 | 740 | 100 | 640 | 100 | 640 | 100 | 500 | Mbps |
| | ×8 | 80 | 875 | 80 | 740 | 80 | 640 | 80 | 640 | 80 | 500 | Mbps |
| | ×7 | 70 | 875 | 70 | 740 | 70 | 640 | 70 | 640 | 70 | 500 | Mbps |
| | ×4 | 40 | 875 | 40 | 740 | 40 | 640 | 40 | 640 | 40 | 500 | Mbps |
| | ×2 | 20 | 875 | 20 | 740 | 20 | 640 | 20 | 640 | 20 | 500 | Mbps |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |
| SW | — | — | 400 | — | 400 | — | 400 | — | 550 | — | 640 | ps |
| Input jitter tolerance | — | — | 500 | — | 500 | — | 550 | — | 600 | — | 700 | ps |
| t _{LOCK} ⁽²⁾ | — | — | 1 | — | 1 | — | 1 | — | 1 | — | 1 | ms |

Notes to Table 1–36:

- (1) Cyclone IV E—LVDS receiver is supported at all I/O Banks. Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

Table 1–44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices^{(1), (2)}

| Parameter | Paths Affected | Number of Settings | Min Offset | Max Offset | | | | | | Unit | |
|---|-----------------------------|--------------------|------------|-------------|-------|-------------|-------|-------|-------|------|--|
| | | | | Fast Corner | | Slow Corner | | | | | |
| | | | | C6 | I7 | C6 | C7 | C8 | I7 | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.313 | 1.209 | 2.184 | 2.336 | 2.451 | 2.387 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.312 | 1.208 | 2.200 | 2.399 | 2.554 | 2.446 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.438 | 0.404 | 0.751 | 0.825 | 0.886 | 0.839 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.713 | 0.682 | 1.228 | 1.41 | 1.566 | 1.424 | ns | |

Notes to Table 1–44:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices^{(1), (2)}

| Parameter | Paths Affected | Number of Settings | Min Offset | Max Offset | | | | | | Unit | |
|---|-----------------------------|--------------------|------------|-------------|-------|-------------|-------|-------|-------|------|--|
| | | | | Fast Corner | | Slow Corner | | | | | |
| | | | | C6 | I7 | C6 | C7 | C8 | I7 | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.314 | 1.210 | 2.209 | 2.398 | 2.526 | 2.443 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.313 | 1.208 | 2.205 | 2.406 | 2.563 | 2.450 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.461 | 0.421 | 0.789 | 0.869 | 0.933 | 0.884 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.712 | 0.682 | 1.225 | 1.407 | 1.562 | 1.421 | ns | |

Notes to Table 1–45:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–46. Glossary (Part 3 of 5)

| Letter | Term | Definitions |
|----------|--|---|
| R | R_L | Receiver differential input discrete resistor (external to Cyclone IV devices). |
| | Receiver Input Waveform | <p>Receiver input waveform for LVDS and LVPECL differential standards:</p> <p>Single-Ended Waveform</p> <p>Positive Channel (p) = V_{IH}</p> <p>Negative Channel (n) = V_{IL}</p> <p>Ground</p> <p>Differential Waveform (Mathematical Function of Positive & Negative Channel)</p> <p>V_{ID}</p> <p>0 V</p> <p>p - n</p> |
| | Receiver input skew margin (RSKM) | High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. $RSKM = (TUI - SW - TCCS) / 2$. |
| S | Single-ended voltage-referenced I/O Standard | <p>V_{CCIO}</p> <p>V_{OH}</p> <p>$V_{IH(AC)}$</p> <p>$V_{IH(DC)}$</p> <p>V_{REF}</p> <p>$V_{IL(DC)}$</p> <p>$V_{IL(AC)}$</p> <p>V_{OL}</p> <p>V_{SS}</p> <p>The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i>.</p> |
| | SW (Sampling Window) | High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window. |

Table 1–46. Glossary (Part 4 of 5)

| Letter | Term | Definitions |
|---------------|--------------------------------|--|
| T | t_c | High-speed receiver and transmitter input and output clock period. |
| | Channel-to-channel-skew (TCCS) | High-speed I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement. |
| | t_{cin} | Delay from the clock pad to the I/O input register. |
| | t_{CO} | Delay from the clock pad to the I/O output. |
| | t_{cout} | Delay from the clock pad to the I/O output register. |
| | t_{DUTY} | High-speed I/O block: Duty cycle on high-speed transmitter output clock. |
| | t_{FALL} | Signal high-to-low transition time (80–20%). |
| | t_H | Input register hold time. |
| | Timing Unit Interval (TUI) | High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. ($TUI = 1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_c/w$). |
| | $t_{INJITTER}$ | Period jitter on the PLL clock input. |
| | $t_{OUTJITTER_DEDCLK}$ | Period jitter on the dedicated clock output driven by a PLL. |
| | $t_{OUTJITTER_IO}$ | Period jitter on the general purpose I/O driven by a PLL. |
| | t_{pllcin} | Delay from the PLL inclk pad to the I/O input register. |
| | $t_{pllcout}$ | Delay from the PLL inclk pad to the I/O output register. |
| U | Transmitter Output Waveform | <p>Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards:</p> <p>Single-Ended Waveform</p> <p>Positive Channel (p) = V_{OH}</p> <p>Negative Channel (n) = V_{OL}</p> <p>Ground</p> <p>Differential Waveform (Mathematical Function of Positive & Negative Channel)</p> <p>$p - n$</p> <p>$0\ V$</p> |
| | t_{RISE} | Signal low-to-high transition time (20–80%). |
| | t_{SU} | Input register setup time. |
| U | — | — |

Table 1–46. Glossary (Part 5 of 5)

| Letter | Term | Definitions |
|---------------|-----------------|--|
| V | $V_{CM(DC)}$ | DC common mode input voltage. |
| | $V_{DIF(AC)}$ | AC differential input voltage: The minimum AC input differential voltage required for switching. |
| | $V_{DIF(DC)}$ | DC differential input voltage: The minimum DC input differential voltage required for switching. |
| | V_{ICM} | Input common mode voltage: The common mode of the differential signal at the receiver. |
| | V_{ID} | Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| | V_{IH} | Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high. |
| | $V_{IH(AC)}$ | High-level AC input voltage. |
| | $V_{IH(DC)}$ | High-level DC input voltage. |
| | V_{IL} | Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low. |
| | $V_{IL(AC)}$ | Low-level AC input voltage. |
| | $V_{IL(DC)}$ | Low-level DC input voltage. |
| | V_{IN} | DC input voltage. |
| | V_{OCM} | Output common mode voltage: The common mode of the differential signal at the transmitter. |
| | V_{OD} | Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$. |
| | V_{OH} | Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level. |
| | V_{OL} | Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level. |
| | V_{OS} | Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$. |
| | $V_{OX(AC)}$ | AC differential output cross point voltage: the voltage at which the differential output signals must cross. |
| | V_{REF} | Reference voltage for the SSTL and HSTL I/O standards. |
| | $V_{REF(AC)}$ | AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$. |
| | $V_{REF(DC)}$ | DC input reference voltage for the SSTL and HSTL I/O standards. |
| | $V_{SWING(AC)}$ | AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms. |
| | $V_{SWING(DC)}$ | DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms. |
| | V_{TT} | Termination voltage for the SSTL and HSTL I/O standards. |
| | $V_{X(AC)}$ | AC differential input cross point voltage: The voltage at which the differential input signals must cross. |
| W | — | — |
| X | — | — |
| Y | — | — |
| Z | — | — |

Table 1–47. Document Revision History

| Date | Version | Changes |
|---------------|---------|---|
| February 2010 | 1.1 | <ul style="list-style-type: none">■ Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E devices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release.■ Minor text edits. |
| November 2009 | 1.0 | Initial release. |