
## Intel - EP4CGX50DF27I7N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	3118
Number of Logic Elements/Cells	49888
Total RAM Bits	2562048
Number of I/O	310
Number of Gates	
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx50df27i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

## **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Symbol	Parameter	Min	Max	Unit
V <sub>CCINT</sub>	Core voltage, PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.5	1.8	V
V <sub>CCA</sub>	Phase-locked loop (PLL) analog power supply	-0.5	3.75	V
V <sub>CCD_PLL</sub>	PLL digital power supply	-0.5	1.8	V
V <sub>CCIO</sub>	I/O banks power supply	-0.5	3.75	V
V <sub>CC_CLKIN</sub>	Differential clock input pins power supply	-0.5	4.5	V
V <sub>CCH_GXB</sub>	Transceiver output buffer power supply	-0.5	3.75	V
V <sub>CCA_GXB</sub>	Transceiver physical medium attachment (PMA) and auxiliary power supply	-0.5	3.75	V
V <sub>CCL_GXB</sub>	Transceiver PMA and auxiliary power supply	-0.5	1.8	V
VI	DC input voltage	-0.5	4.2	V
I <sub>OUT</sub>	DC output current, per pin	-25	40	mA
T <sub>STG</sub>	Storage temperature	-65	150	°C
TJ	Operating junction temperature	-40	125	°C

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

## **Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

## **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2)</sup> (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ccint</sub> <i>(3)</i>	Supply voltage for internal logic, 1.2-V operation	_	1.15	1.2	1.25	V
VCCINT (")	Supply voltage for internal logic, 1.0-V operation	_	0.97	1.0	1.25         1.03         3.465         3.15         2.625         1.89         1.575         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.25         1.03         3.6         V <sub>CCI0</sub> 85         100         125         50 ms	V
	Supply voltage for output buffers, 3.3-V operation	2-V operation—0.971.01.03upply voltage for internal logic, 0-V operation—0.971.01.03upply voltage for output buffers, 3-V operation—3.1353.33.465upply voltage for output buffers, 0-V operation—2.8533.15upply voltage for output buffers, 5-V operation—2.3752.52.625upply voltage for output buffers, 5-V operation—1.711.81.89upply voltage for output buffers, 5-V operation—1.4251.51.575upply voltage for output buffers, 5-V operation—1.141.21.26upply voltage for output buffers, 2-V operation—1.141.21.26upply voltage for output buffers, 2-V operation—1.141.21.26upply (analog) voltage for PLL gulator—1.151.21.25	3.465	V		
	Supply voltage for output buffers, 3.0-V operation	_	2.85	3	3.15	V
V <sub>ccio</sub> (3), (4)	Supply voltage for output buffers, 2.5-V operation	_	2.375	2.5	1.25         1.03         3.465         3.15         2.625         1.89         1.575         1.26         2.625         1.26         1.275         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.26         1.27         1.28         1.03         3.6         V <sub>CC10</sub> 85         100         125         50 ms	V
VCCIO (Syn (Syn	Supply voltage for output buffers, 1.8-V operation	_	1.71	1.8		V
	Supply voltage for output buffers, 1.5-V operation	_	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	_	1.14	1.2	1.03         3.465         3.15         2.625         1.89         1.575         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.25         1.03         3.6         V <sub>CCI0</sub> 85         100         125         125	V
V <sub>CCA</sub> <i>(3)</i>	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V (3)	Supply (digital) voltage for PLL, 1.2-V operation	on $ 3.135$ $3.3$ $3.4$ je for output buffers, on $ 2.85$ $3$ $3.4$ je for output buffers, on $ 2.85$ $3$ $3.4$ je for output buffers, on $ 2.375$ $2.5$ $2.6$ je for output buffers, on $ 1.71$ $1.8$ $1.71$ je for output buffers, on $ 1.425$ $1.5$ $1.5$ je for output buffers, on $ 1.425$ $1.5$ $1.5$ je for output buffers, on $ 1.14$ $1.2$ $1.5$ je for output buffers, on $ 1.14$ $1.2$ $1.5$ je for output buffers, on $ 0.375$ $2.5$ $2.6$ al) voltage for PLL, on $ 0.97$ $1.0$ $1.5$ on $ 0.97$ $1.0$ $1.5$ al) voltage for PLL, on $ 0.97$ $1.0$ $1.5$ ie $ 0.97$ $1.0$	1.25	V		
V <sub>CCD_PLL</sub> (3)	Supply (digital) voltage for PLL, 1.0-V operation	_	0.97	1.0	3.465         3.15         2.625         1.89         1.575         1.26         2.625         1.25         1.03         3.6         V <sub>CCI0</sub> 85         100         125         50 ms	V
VI	Input voltage	—	-0.5	—	3.6	V
V <sub>0</sub>	Output voltage	—	0	—	V <sub>CCIO</sub>	V
		For commercial use	0	—		°C
TJ	Operating junction temperature	For industrial use	-40		100	°C
IJ		For extended temperature	-40		125	°C
		For automotive use	-40		125	°C
t <sub>RAMP</sub>	Power supply ramp time		50 µs		50 ms	
		Fast POR (6)	50 µs		1.25         1.03         3.465         3.15         2.625         1.89         1.575         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.26         2.625         1.25         1.03         3.6         V <sub>CCI0</sub> 85         100         125         50 ms	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CCA_GXB</sub>	Transceiver PMA and auxiliary power supply	_	2.375	2.5	2.625	V
V <sub>CCL_GXB</sub>	Transceiver PMA and auxiliary power supply	_	1.16	1.2	1.24	V
VI	DC input voltage	—	-0.5		3.6	V
V <sub>0</sub>	DC output voltage	—	0	—	V <sub>CCIO</sub>	V
т	Operating junction temperature	For commercial use	0	—	85	°C
TJ	Operating junction temperature	For industrial use	-40		100	°C
t <sub>RAMP</sub>	Power supply ramp time	Standard power-on reset (POR) <sup>(7)</sup>	50 µs	_	50 ms	_
		Fast POR <sup>(8)</sup>	50 µs		3 ms	_
I <sub>Diode</sub>	Magnitude of DC current across PCI-clamp diode when enabled	_	_	_	10	mA

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCI0</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCI0</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCI0</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC_{CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

## **ESD** Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0
--

Symbol	Parameter	Passing Voltage	Unit
M	ESD voltage using the HBM (GPIOs) <sup>(1)</sup>	± 2000	V
VESDHBM	ESD using the HBM (HSSI I/Os) <sup>(2)</sup>	M (HSSI I/Os) <sup>(2)</sup> ± 1000	V
V	ESD using the CDM (GPIOs)	± 500	V
VESDCDM	ESD using the CDM (HSSI I/Os) <sup>(2)</sup>	± 250	V

#### Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

Example 1–1 shows how to calculate the change of 50- $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

## Example 1–1. Impedance Change

$$\begin{split} \Delta R_V &= (3.15-3) \times 1000 \times -0.026 = -3.83 \\ \Delta R_T &= (85-25) \times 0.262 = 15.72 \\ \text{Because } \Delta R_V \text{ is negative,} \\ MF_V &= 1 \ / \ (3.83/100 + 1) = 0.963 \\ \text{Because } \Delta R_T \text{ is positive,} \\ MF_T &= 15.72/100 + 1 = 1.157 \\ MF &= 0.963 \times 1.157 = 1.114 \\ R_{\text{final}} &= 50 \times 1.114 = 55.71 \ \Omega \end{split}$$

## **Pin Capacitance**

Table 1–11 lists the pin capacitance for Cyclone IV devices.

Symbol	Parameter	Typical – Quad Flat Pack (QFP)	Typical – Quad Flat No Leads (QFN)	Typical – Ball-Grid Array (BGA)	Unit
C <sub>IOTB</sub>	Input capacitance on top and bottom I/O pins	7	7	6	pF
C <sub>IOLR</sub>	Input capacitance on right I/O pins	7	7	5	pF
$C_{LVDSLR}$	Input capacitance on right I/O pins with dedicated LVDS output	8	8	7	pF
C <sub>VREFLR</sub>	Input capacitance on right dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin	21	21	21	pF
C <sub>VREFTB</sub>	Input capacitance on top and bottom dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin	23 <i>(3)</i>	23	23	pF
C <sub>CLKTB</sub>	Input capacitance on top and bottom dedicated clock input pins	7	7	6	pF
C <sub>CLKLR</sub>	Input capacitance on right dedicated clock input pins	6	6	5	pF

Notes to Table 1-11:

(1) The pin capacitance applies to FBGA, UBGA, and MBGA packages.

(2) When you use the vref pin as a regular input or output, you can expect a reduced performance of toggle rate and  $t_{CO}$  because of higher pin capacitance.

(3)  $C_{\text{VREFTB}}$  for the EP4CE22 device is 30 pF.

## Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option	$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
R_PU		$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
		$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	351	kΩ
R_pd	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
		$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
		$V_{CCIO} = 2.5 V \pm 5\%$ (4)	6	25	43	kΩ
		$V_{CCIO} = 1.8 V \pm 5\%$ (4)	7	35	71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (4)	8	50	112	kΩ

#### Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ$
- $\begin{array}{ll} (4) & R_{\_PD} = V_I/I_{R\_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

## Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA <i>(1)</i>
I <sub>XCVRTX(DC)</sub>	DC current per transceiver TX pin	100 mA
I <sub>XCVRRX(DC)</sub>	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

I/O V <sub>CC10</sub> (V)		)	V <sub>REF</sub> (V)			V <sub>TT</sub> (V) <sup>(2)</sup>			
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 x V <sub>CCI0</sub> (3) 0.47 x V <sub>CCI0</sub> (4)	$\begin{array}{l} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$	$\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$	_	0.5 x V <sub>CCIO</sub>	_

## Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2)  $\,\,V_{TT}$  of the transmitting device must track  $V_{REF}$  of the receiving device.

(3) Value shown refers to DC input reference voltage,  $V_{\text{REF(DC)}}.$ 

(4) Value shown refers to AC input reference voltage,  $V_{\text{REF(AC)}}$ .

Table 1-17.	Single-Ended SSTL and HST	L I/O Standards Signal S	Specifications for C	yclone IV Devices
-------------	---------------------------	--------------------------	----------------------	-------------------

I/O	V <sub>IL(</sub>	<sub>(DC)</sub> (V)	VIII	<sub>I(DC)</sub> (V)	V <sub>IL(</sub>	<sub>AC)</sub> (V)	VIH	<sub>(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>oh</sub> (V)	I <sub>OL</sub>	I <sub>oh</sub>
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
SSTL-2 Class I		V <sub>REF</sub> – 0.18	V <sub>REF</sub> + 0.18	_		V <sub>REF</sub> – 0.35	V <sub>REF</sub> + 0.35	—	V <sub>ττ</sub> – 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	_	V <sub>REF</sub> – 0.18	V <sub>REF</sub> + 0.18	—	_	V <sub>REF</sub> – 0.35	V <sub>REF</sub> + 0.35	—	V <sub>TT</sub> – 0.76	V <sub>TT</sub> + 0.76	16.4	-16.4
SSTL-18 Class I	_	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	—	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	—	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	_	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	_	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	—	0.28	V <sub>CCI0</sub> – 0.28	13.4	-13.4
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	—	0.4	V <sub>CCI0</sub> – 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	—	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	—	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	—	0.4	V <sub>CCIO</sub> – 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCI0</sub> – 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCI0</sub> + 0.15	-0.24	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.24	0.25 × V <sub>CCI0</sub>	0.75 × V <sub>CCI0</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCI0</sub> + 0.15	-0.24	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.24	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	14	-14

• For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	v	V <sub>CCIO</sub> (V	)	<b>V<sub>Swing</sub></b>	<sub>I(DC)</sub> (V)	V <sub>X(</sub> ,	<sub>AC)</sub> (V)		V <sub>Swi</sub>	ng(AC) <b>/)</b>	V <sub>OX(AC)</sub> (V)			
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	$V_{CCIO}/2 - 0.2$	_	V <sub>CCI0</sub> /2 + 0.2	0.7	V <sub>CCI</sub> 0	V <sub>CCIO</sub> /2 – 0.125		V <sub>CCI0</sub> /2 + 0.125	
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 – 0.175	_	V <sub>CCI0</sub> /2 + 0.175	0.5	V <sub>CCI</sub> 0	V <sub>CCIO</sub> /2 – 0.125	_	V <sub>CCI0</sub> /2 + 0.125	

Note to Table 1–18:

(1) Differential SSTL requires a V<sub>REF</sub> input.

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup>

	V	V <sub>CCIO</sub> (V	)	V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)				<sub>F(AC)</sub> (V)
I/O Standard	Min Typ		Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	—	0.95	0.85	—	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	$0.48 \times V_{CCIO}$	_	0.52 x V <sub>CCI0</sub>	0.48 x V <sub>CCIO</sub>	_	0.52 x V <sub>CCI0</sub>	0.3	0.48 x V <sub>CCI0</sub>

Note to Table 1-19:

(1) Differential HSTL requires a V<sub>REF</sub> input.

 Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup> (Part 1 of 2)

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V) <i>(2)</i>			V <sub>0D</sub> (mV) <sup>(3)</sup>			V <sub>os</sub> (V) <i>(3)</i>		
i/U Stalluaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{ D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	—	—	_
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVPECL (Column I/Os) <i>(6)</i>	2.375	2.5	2.625	100		0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	_	_	_
1/03/						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq  500 \; Mbps$	1.80						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	—	600	1.125	1.25	1.375
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						

1/0 Ober devid		V <sub>CCIO</sub> (V)		V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V) <i>(2)</i>			V <sub>OD</sub> (mV) <i>(3)</i>			V <sub>0S</sub> (V) <sup>(3)</sup>		
I/O Standard	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVDS (Column I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
BLVDS (Row I/Os) <sup>(4)</sup>	2.375	2.5	2.625	100	_	_	_	_	_	_	_			_
BLVDS (Column I/Os) <sup>(4)</sup>	2.375	2.5	2.625	100	_	_	_	_	_		_	_	_	
mini-LVDS (Row I/Os) (5)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625	_	_		_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os) <sup>(5)</sup>	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) <i>(</i> 5)	2.375	2.5	2.625	—	_		—		100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) <sup>(5)</sup>	2.375	2.5	2.625				_		100	200	600	0.5	1.2	1.4

Table 1-20.	Differential I/O Standard S	pecifications for C	yclone IV Devices <sup>(1)</sup>	(Part 2 of 2)
-------------	-----------------------------	---------------------	----------------------------------	---------------

## Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2)  $~V_{IN}$  range: 0 V  $\leq V_{IN} \leq$  1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$ 

(4) There are no fixed  $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$  specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

# **Transceiver Performance Specifications**

Table 1–21 lists the Cyclone IV GX transceiver specifications.

## Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

Symbol/	0 and 111 and		C6			C7, I7			<b>C</b> 8		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock						-		<u>.</u>		<u>.</u>	-
Supported I/O Standards		1.2 V F	PCML, 1.5	V PCML, 3	.3 V PCN	1L, Differe	ntial LVPE	CL, LVD	S, HCSL		
Input frequency from REFCLK input pins	_	50	_	156.25	50	_	156.25	50	_	156.25	MHz
Spread-spectrum modulating clock frequency	Physical interface for PCI Express (PIPE) mode	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PIPE mode	_	0 to 0.5%	_	_	0 to -0.5%	_	_	0 to 0.5%	_	_
Peak-to-peak differential input voltage	_	0.1	_	1.6	0.1	_	1.6	0.1	_	1.6	V
$V_{\text{ICM}}$ (AC coupled)	—		1100 ± 5	%		1100 ± 59	%		1100 ± 5	%	mV
$V_{\text{ICM}}$ (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK Phase Noise <sup>(1)</sup>	Frequency offset		_	-123	_	_	-123	_	_	-123	dBc/Hz
Transmitter REFCLK Total Jitter <sup>(1)</sup>	= 1 MHz – 8 MHZ		_	42.3	_	_	42.3	_	_	42.3	ps
R <sub>ref</sub>			2000 ± 1%		_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clock											
cal_blk_clk clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	MHz
Delta time between reconfig_clk	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1		_	1	_	_	1	—	μs

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.





Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode



## **Embedded Multiplier Specifications**

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

## Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

Mode	<b>Resources Used</b>		Performance							
Mode	Number of Multipliers	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit			
9 × 9-bit multiplier	1	340	300	260	240	175	MHz			
18 × 18-bit multiplier	1	287	250	200	185	135	MHz			

## **Memory Block Specifications**

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

## Table 1–27. Memory Block Performance Specifications for Cyclone IV Devices

		Resou	rces Used		Per	Performance						
Memory	Mode	LEs	M9K Memory	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit			
	FIFO 256 × 36	47	1	315	274	238	200	157	MHz			
M9K Block	Single-port 256 × 36	0	1	315	274	238	200	157	MHz			
WISK DIUCK	Simple dual-port 256 × 36 CLK	0	1	315	274	238	200	157	MHz			
	True dual port 512 × 18 single CLK	0	1	315	274	238	200	157	MHz			

## **Configuration and JTAG Specifications**

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

## Table 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices (1)

Programming Mode	V <sub>CCINT</sub> Voltage Level (V)	DCLK f <sub>max</sub>	Unit
Passive Serial (PS)	1.0 <i>(3</i> )	66	MHz
rassive Sellai (rS)	1.2	133	MHz
Fast Passive Parallel (FPP) (2)	1.0 <i>(3)</i>	66	MHz
	1.2 (4)	100	MHz

#### Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V<sub>CCINT</sub> = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V<sub>CCINT</sub>. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f<sub>MAX</sub> for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) <sup>(1)</sup>	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

#### Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1-30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	40	—	ns
t <sub>JCH</sub>	TCK clock high time	19	_	ns
t <sub>JCL</sub>	TCK clock low time	19	_	ns
t <sub>JPSU_TDI</sub>	JTAG port setup time for TDI	1	_	ns
t <sub>JPSU_TMS</sub>	JTAG port setup time for TMS	3	_	ns
t <sub>JPH</sub>	JTAG port hold time	10	_	ns
t <sub>JPC0</sub>	JTAG port clock to output <sup>(2), (3)</sup>	—	15	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output <sup>(2), (3)</sup>	—	15	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance <sup>(2), (3)</sup>	—	15	ns
t <sub>JSSU</sub>	Capture register setup time	5	_	ns
t <sub>JSH</sub>	Capture register hold time	10	_	ns
t <sub>JSC0</sub>	Update register clock to output	_	25	ns
t <sub>JSZX</sub>	Update register high impedance to valid output	_	25	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns

#### Notes to Table 1-30:

(1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1–37.

- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

## **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

Symbol	Modes		C6			C7, 17			C8, A7	7		C8L, 18	L		C9L		Unit
	WIUUES	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>LOCK</sub> (2)	_	—		1		—	1	_		1	—		1		—	1	ms

Table 1–32. Emulated RSDS_E	1R Transmitter Timing	Specifications for C	vclone IV Devices <sup>(1), (3)</sup>	(Part 2 of 2)
		• • • • • • • • • • • • • • • • •		(

Notes to Table 1-32:

(1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Modes		C6			C7, 17	7		C8, A	7		C8L, I	8L		C9L		Unit
Symbol	woues	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	×10	5	_	200	5	—	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
	×8	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
f <sub>HSCLK</sub> (input clock	×7	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
frequency)	×4	5	_	200	5	—	155.5	5	—	155.5	5		155.5	5		132.5	MHz
,	×2	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
	×1	5	_	400	5	_	311	5	—	311	5	_	311	5	_	265	MHz
	×10	100	_	400	100	_	311	100	—	311	100		311	100		265	Mbps
	×8	80	_	400	80	_	311	80	—	311	80	_	311	80	_	265	Mbps
Device operation in	×7	70	_	400	70	—	311	70	—	311	70	_	311	70	—	265	Mbps
Mbps	×4	40	—	400	40	—	311	40	—	311	40	_	311	40	—	265	Mbps
	×2	20		400	20		311	20	_	311	20		311	20	_	265	Mbps
	×1	10	_	400	10	—	311	10		311	10	_	311	10		265	Mbps
t <sub>DUTY</sub>	—	45	_	55	45	_	55	45	—	55	45		55	45		55	%
TCCS	—	_	_	200	_	_	200	_	—	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	—	_	_	500	_	_	500	_		550	_	_	600		_	700	ps
t <sub>RISE</sub>	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub> (3)				1			1			1			1			1	ms

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madaa	C	6	<b>C</b> 7	, 17	<b>C</b> 8,	, A7	C8L	, 18L	C	9L	11
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	420	5	370	5	320	5	320	5	250	MHz
	×8	5	420	5	370	5	320	5	320	5	250	MHz
f <sub>HSCLK</sub> (input	×7	5	420	5	370	5	320	5	320	5	250	MHz
clock frequency)	×4	5	420	5	370	5	320	5	320	5	250	MHz
	×2	5	420	5	370	5	320	5	320	5	250	MHz
	×1	5	420	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	840	100	740	100	640	100	640	100	500	Mbps
	×8	80	840	80	740	80	640	80	640	80	500	Mbps
	×7	70	840	70	740	70	640	70	640	70	500	Mbps
HSIODR	×4	40	840	40	740	40	640	40	640	40	500	Mbps
	×2	20	840	20	740	20	640	20	640	20	500	Mbps
	×1	10	420	10	402.5	10	402.5	10	362	10	265	Mbps
t <sub>DUTY</sub>	—	45	55	45	55	45	55	45	55	45	55	%
TCCS	—	_	200	_	200	—	200		200	—	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550		600	_	700	ps
t <sub>LOCK</sub> (2)	—	—	1	—	1		1	—	1	—	1	ms

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup>

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 1 of 2)

Gumbal	Madaa	C	6	C7,	, 17	C8,	A7	C8L	, 18L	C	9L	Unit
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	320	5	320	5	275	5	275	5	250	MHz
	×8	5	320	5	320	5	275	5	275	5	250	MHz
f <sub>HSCLK</sub> (input clock	×7	5	320	5	320	5	275	5	275	5	250	MHz
frequency)	×4	5	320	5	320	5	275	5	275	5	250	MHz
1 37	×2	5	320	5	320	5	275	5	275	5	250	MHz
	×1	5	402.5	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	640	100	640	100	550	100	550	100	500	Mbps
	×8	80	640	80	640	80	550	80	550	80	500	Mbps
HSIODR	×7	70	640	70	640	70	550	70	550	70	500	Mbps
HOIDDA	×4	40	640	40	640	40	550	40	550	40	500	Mbps
	×2	20	640	20	640	20	550	20	550	20	500	Mbps
	×1	10	402.5	10	402.5	10	402.5	10	362	10	265	Mbps

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	t <sub>JIT(per)</sub>	-125	125	ps
Cycle-to-cycle period jitter	t <sub>JIT(cc)</sub>	-200	200	ps
Duty cycle jitter	t <sub>JIT(duty)</sub>	-150	150	ps

#### Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

## **Duty Cycle Distortion Specifications**

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

Symbol	C6		C7	, 17	C8, I8L, A7		C	Unit	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL
Output Duty Cycle	45	55	45	55	45	55	45	55	%

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

## **OCT Calibration Timing Specification**

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

# Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

Symbol	Description	Maximum	Units	
t <sub>octcal</sub>	Duration of series OCT with calibration at device power-up	20	μs	

## Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

## **IOE Programmable Delay**

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

		Number			Γ	Nax Offse	t		Unit ns ns
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	S	Unit		
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.054	1.924	3.387	4.017	3.411	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.010	1.875	3.341	4.252	3.367	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.641	0.631	1.111	1.377	1.124	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.971	0.931	1.684	2.298	1.684	ns

Notes to Table 1-40:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number	Min Offset	Max Offset					
Parameter	Paths Affected	of		Fast (	Corner	Slow Corner			Unit
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.057	1.921	3.389	4.146	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.059	1.919	3.420	4.374	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.670	0.623	1.160	1.420	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.960	0.919	1.656	2.258	1.656	ns

Notes to Table 1-41:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

				Max Offset								
Parameter	Paths Affected	Of 1	Min Offset	Fast Corner			Slow Corner					Unit
	Anostou		•	C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number	Min Offset	Max Offset								
Parameter	Paths Affected	of		Fa	ast Corn	er	Slow Corner					Unit
		Setting		C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

#### Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

# I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

# Glossary

Table 1–46 lists the glossary for this chapter.

Letter	Term	Definitions						
Α	—	—						
В	—	—						
C	—	—						
D	—	—						
E	—	_						
F	f <sub>HSCLK</sub>	High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.						
G	GCLK	Input pin directly to Global Clock network.						
u	GCLK PLL	Input pin to Global Clock network through the PLL.						
Н	HSIODR	High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).						
I	Input Waveforms for the SSTL Differential I/O Standard	Vswing Vswing V <sub>IH</sub> V <sub>REF</sub> V <sub>IL</sub>						

Table 1-46. Glossary (Part 1 of 5)

## Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions
	V <sub>CM(DC)</sub>	DC common mode input voltage.
	V <sub>DIF(AC)</sub>	AC differential input voltage: The minimum AC input differential voltage required for switching.
	V <sub>DIF(DC)</sub>	DC differential input voltage: The minimum DC input differential voltage required for switching.
	V <sub>ICM</sub>	Input common mode voltage: The common mode of the differential signal at the receiver.
	V <sub>ID</sub>	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V <sub>IH</sub>	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
	V <sub>IH(AC)</sub>	High-level AC input voltage.
	V <sub>IH(DC)</sub>	High-level DC input voltage.
	V <sub>IL</sub>	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
	V <sub>IL (AC)</sub>	Low-level AC input voltage.
	V <sub>IL (DC)</sub>	Low-level DC input voltage.
	V <sub>IN</sub>	DC input voltage.
	V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.
V	V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{0D} = V_{0H} - V_{0L}$ .
	V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.
	V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
	V <sub>os</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
	V <sub>OX (AC)</sub>	AC differential output cross point voltage: the voltage at which the differential output signals must cross.
	V <sub>REF</sub>	Reference voltage for the SSTL and HSTL I/O standards.
	V <sub>REF (AC)</sub>	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ must not exceed 2% of $V_{REF(DC)}$ .
	V <sub>REF (DC)</sub>	DC input reference voltage for the SSTL and HSTL I/O standards.
	V <sub>SWING (AC)</sub>	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V <sub>SWING (DC)</sub>	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V <sub>TT</sub>	Termination voltage for the SSTL and HSTL I/O standards.
	V <sub>X (AC)</sub>	AC differential input cross point voltage: The voltage at which the differential input signals must cross.
W	—	_
X	—	—
Y	—	_
Z	—	_

## Table 1–47. Document Revision History

Date	Version	Changes
February 2010	1.1	<ul> <li>Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E devices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release.</li> <li>Minor text edits.</li> </ul>
November 2009	1.0	Initial release.