




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                              |
| Number of LABs/CLBs            | 4620                                                                                                                                |
| Number of Logic Elements/Cells | 73920                                                                                                                               |
| Total RAM Bits                 | 4257792                                                                                                                             |
| Number of I/O                  | 310                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 1.16V ~ 1.24V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                     |
| Package / Case                 | 672-BGA                                                                                                                             |
| Supplier Device Package        | 672-FBGA (27x27)                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep4cgx75df27c6n">https://www.e-xfl.com/product-detail/intel/ep4cgx75df27c6n</a> |

**Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2)</sup> (Part 2 of 2)**

| Symbol      | Parameter                                                  | Conditions | Min | Typ | Max | Unit |
|-------------|------------------------------------------------------------|------------|-----|-----|-----|------|
| $I_{Diode}$ | Magnitude of DC current across PCI-clamp diode when enable | —          | —   | —   | 10  | mA   |

**Notes to Table 1–3:**

- (1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.
- (2)  $V_{CCIO}$  for all I/O banks must be powered up during device operation. All  $V_{CCA}$  pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (3)  $V_{CC}$  must rise monotonically.
- (4)  $V_{CCIO}$  powers all input buffers.
- (5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.
- (6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

**Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)**

| Symbol                          | Parameter                                                          | Conditions | Min   | Typ | Max   | Unit |
|---------------------------------|--------------------------------------------------------------------|------------|-------|-----|-------|------|
| $V_{CCINT}^{(3)}$               | Core voltage, PCIe hard IP block, and transceiver PCS power supply | —          | 1.16  | 1.2 | 1.24  | V    |
| $V_{CCA}^{(1), (3)}$            | PLL analog power supply                                            | —          | 2.375 | 2.5 | 2.625 | V    |
| $V_{CCD\_PLL}^{(2)}$            | PLL digital power supply                                           | —          | 1.16  | 1.2 | 1.24  | V    |
| $V_{CCIO}^{(3), (4)}$           | I/O banks power supply for 3.3-V operation                         | —          | 3.135 | 3.3 | 3.465 | V    |
|                                 | I/O banks power supply for 3.0-V operation                         | —          | 2.85  | 3   | 3.15  | V    |
|                                 | I/O banks power supply for 2.5-V operation                         | —          | 2.375 | 2.5 | 2.625 | V    |
|                                 | I/O banks power supply for 1.8-V operation                         | —          | 1.71  | 1.8 | 1.89  | V    |
|                                 | I/O banks power supply for 1.5-V operation                         | —          | 1.425 | 1.5 | 1.575 | V    |
|                                 | I/O banks power supply for 1.2-V operation                         | —          | 1.14  | 1.2 | 1.26  | V    |
| $V_{CC\_CLKIN}^{(3), (5), (6)}$ | Differential clock input pins power supply for 3.3-V operation     | —          | 3.135 | 3.3 | 3.465 | V    |
|                                 | Differential clock input pins power supply for 3.0-V operation     | —          | 2.85  | 3   | 3.15  | V    |
|                                 | Differential clock input pins power supply for 2.5-V operation     | —          | 2.375 | 2.5 | 2.625 | V    |
|                                 | Differential clock input pins power supply for 1.8-V operation     | —          | 1.71  | 1.8 | 1.89  | V    |
|                                 | Differential clock input pins power supply for 1.5-V operation     | —          | 1.425 | 1.5 | 1.575 | V    |
|                                 | Differential clock input pins power supply for 1.2-V operation     | —          | 1.14  | 1.2 | 1.26  | V    |
| $V_{CCH\_GXB}$                  | Transceiver output buffer power supply                             | —          | 2.375 | 2.5 | 2.625 | V    |

**Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)**

| Symbol         | Parameter                                                   | Conditions                                   | Min        | Typ | Max        | Unit |
|----------------|-------------------------------------------------------------|----------------------------------------------|------------|-----|------------|------|
| $V_{CCA\_GXB}$ | Transceiver PMA and auxiliary power supply                  | —                                            | 2.375      | 2.5 | 2.625      | V    |
| $V_{CCL\_GXB}$ | Transceiver PMA and auxiliary power supply                  | —                                            | 1.16       | 1.2 | 1.24       | V    |
| $V_I$          | DC input voltage                                            | —                                            | -0.5       | —   | 3.6        | V    |
| $V_O$          | DC output voltage                                           | —                                            | 0          | —   | $V_{CCIO}$ | V    |
| $T_J$          | Operating junction temperature                              | For commercial use                           | 0          | —   | 85         | °C   |
|                |                                                             | For industrial use                           | -40        | —   | 100        | °C   |
| $t_{RAMP}$     | Power supply ramp time                                      | Standard power-on reset (POR) <sup>(7)</sup> | 50 $\mu$ s | —   | 50 ms      | —    |
|                |                                                             | Fast POR <sup>(8)</sup>                      | 50 $\mu$ s | —   | 3 ms       | —    |
| $I_{Diode}$    | Magnitude of DC current across PCI-clamp diode when enabled | —                                            | —          | —   | 10         | mA   |

**Notes to Table 1-4:**

- (1) All  $V_{CCA}$  pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD\_PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4)  $V_{CCIO}$  for all I/O banks must be powered up during device operation. Configurations pins are powered up by  $V_{CCIO}$  of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support  $V_{CCIO}$  of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the  $V_{CCIO}$  level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC\_CLKIN}$  to 2.5 V if you use  $CLKIN$  as a high-speed serial interface (HSSI)  $refclk$  or as a  $DIFFCLK$  input.
- (6) The  $CLKIN$  pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms.  $V_{CCINT}$ ,  $V_{CCA}$ , and  $V_{CCIO}$  of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms.  $V_{CCINT}$ ,  $V_{CCA}$ , and  $V_{CCIO}$  of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

## ESD Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1-5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

**Table 1-5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os**

| Symbol       | Parameter                                        | Passing Voltage | Unit |
|--------------|--------------------------------------------------|-----------------|------|
| $V_{ESDHBM}$ | ESD voltage using the HBM (GPIOs) <sup>(1)</sup> | $\pm 2000$      | V    |
|              | ESD using the HBM (HSSI I/Os) <sup>(2)</sup>     | $\pm 1000$      | V    |
| $V_{ESDCDM}$ | ESD using the CDM (GPIOs)                        | $\pm 500$       | V    |
|              | ESD using the CDM (HSSI I/Os) <sup>(2)</sup>     | $\pm 250$       | V    |

**Notes to Table 1-5:**

- (1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is  $\pm 1000$ V.
- (2) This value is applicable only to Cyclone IV GX devices.

## DC Characteristics

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

### Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1-6 lists the I/O pin leakage current for Cyclone IV devices.

**Table 1-6. I/O Pin Leakage Current for Cyclone IV Devices <sup>(1), (2)</sup>**

| Symbol   | Parameter                         | Conditions                        | Device | Min | Typ | Max | Unit          |
|----------|-----------------------------------|-----------------------------------|--------|-----|-----|-----|---------------|
| $I_I$    | Input pin leakage current         | $V_I = 0\text{ V to }V_{CCIOMAX}$ | —      | -10 | —   | 10  | $\mu\text{A}$ |
| $I_{OZ}$ | Tristated I/O pin leakage current | $V_O = 0\text{ V to }V_{CCIOMAX}$ | —      | -10 | —   | 10  | $\mu\text{A}$ |

**Notes to Table 1-6:**

- (1) This value is specified for normal device operation. The value varies during device power-up. This applies for all  $V_{CCIO}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) The 10  $\mu\text{A}$  I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

### Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-7 lists bus hold specifications for Cyclone IV devices.

**Table 1-7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2) <sup>(1)</sup>**

| Parameter                         | Condition                                   | V <sub>CCIO</sub> (V) |      |     |      |     |      |     |      |     |      |     |      | Unit |
|-----------------------------------|---------------------------------------------|-----------------------|------|-----|------|-----|------|-----|------|-----|------|-----|------|------|
|                                   |                                             | 1.2                   |      | 1.5 |      | 1.8 |      | 2.5 |      | 3.0 |      | 3.3 |      |      |
|                                   |                                             | Min                   | Max  | Min | Max  | Min | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| Bus hold low, sustaining current  | V <sub>IN</sub> > V <sub>IL</sub> (maximum) | 8                     | —    | 12  | —    | 30  | —    | 50  | —    | 70  | —    | 70  | —    | μA   |
| Bus hold high, sustaining current | V <sub>IN</sub> < V <sub>IL</sub> (minimum) | −8                    | —    | −12 | —    | −30 | —    | −50 | —    | −70 | —    | −70 | —    | μA   |
| Bus hold low, overdrive current   | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>   | —                     | 125  | —   | 175  | —   | 200  | —   | 300  | —   | 500  | —   | 500  | μA   |
| Bus hold high, overdrive current  | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>   | —                     | −125 | —   | −175 | —   | −200 | —   | −300 | —   | −500 | —   | −500 | μA   |

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1-10 and Equation 1-1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1-10 lists the change percentage of the OCT resistance with voltage and temperature.

**Table 1-10. OCT Variation After Calibration at Device Power-Up for Cyclone IV Devices**

| Nominal Voltage | dR/dT (%/°C) | dR/dV (%/mV) |
|-----------------|--------------|--------------|
| 3.0             | 0.262        | -0.026       |
| 2.5             | 0.234        | -0.039       |
| 1.8             | 0.219        | -0.086       |
| 1.5             | 0.199        | -0.136       |
| 1.2             | 0.161        | -0.288       |

**Equation 1-1. Final OCT Resistance (1), (2), (3), (4), (5), (6)**

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV \text{ — (7)}$$

$$\Delta R_T = (T_2 - T_1) \times dR/dT \text{ — (8)}$$

$$\text{For } \Delta R_x < 0; MF_x = 1 / (|\Delta R_x|/100 + 1) \text{ — (9)}$$

$$\text{For } \Delta R_x > 0; MF_x = \Delta R_x/100 + 1 \text{ — (10)}$$

$$MF = MF_V \times MF_T \text{ — (11)}$$

$$R_{\text{final}} = R_{\text{initial}} \times MF \text{ — (12)}$$

**Notes to Equation 1-1:**

- (1)  $T_2$  is the final temperature.
- (2)  $T_1$  is the initial temperature.
- (3) MF is multiplication factor.
- (4)  $R_{\text{final}}$  is final resistance.
- (5)  $R_{\text{initial}}$  is initial resistance.
- (6) Subscript  $x$  refers to both  $V$  and  $T$ .
- (7)  $\Delta R_V$  is a variation of resistance with voltage.
- (8)  $\Delta R_T$  is a variation of resistance with temperature.
- (9)  $dR/dT$  is the change percentage of resistance with temperature after calibration at device power-up.
- (10)  $dR/dV$  is the change percentage of resistance with voltage after calibration at device power-up.
- (11)  $V_2$  is final voltage.
- (12)  $V_1$  is the initial voltage.

## Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

**Table 1-12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices <sup>(1)</sup>**

| Symbol          | Parameter                                                                                                                                          | Conditions                                         | Min | Typ | Max | Unit |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|-----|-----|-----|------|
| R <sub>PU</sub> | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option | V <sub>CCIO</sub> = 3.3 V ± 5% <sup>(2), (3)</sup> | 7   | 25  | 41  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 3.0 V ± 5% <sup>(2), (3)</sup> | 7   | 28  | 47  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 2.5 V ± 5% <sup>(2), (3)</sup> | 8   | 35  | 61  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 1.8 V ± 5% <sup>(2), (3)</sup> | 10  | 57  | 108 | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 1.5 V ± 5% <sup>(2), (3)</sup> | 13  | 82  | 163 | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 1.2 V ± 5% <sup>(2), (3)</sup> | 19  | 143 | 351 | kΩ   |
| R <sub>PD</sub> | Value of the I/O pin pull-down resistor before and during configuration                                                                            | V <sub>CCIO</sub> = 3.3 V ± 5% <sup>(4)</sup>      | 6   | 19  | 30  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 3.0 V ± 5% <sup>(4)</sup>      | 6   | 22  | 36  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 2.5 V ± 5% <sup>(4)</sup>      | 6   | 25  | 43  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 1.8 V ± 5% <sup>(4)</sup>      | 7   | 35  | 71  | kΩ   |
|                 |                                                                                                                                                    | V <sub>CCIO</sub> = 1.5 V ± 5% <sup>(4)</sup>      | 8   | 50  | 112 | kΩ   |

### Notes to Table 1-12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (3)  $R_{PU} = (V_{CCIO} - V_I) / I_{R_{PU}}$   
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = V<sub>CC</sub> + 5% - 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>, V<sub>I</sub> = 0 V;  
Maximum condition: 100°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = 0 V; in which V<sub>I</sub> refers to the input voltage at the I/O pin.
- (4)  $R_{PD} = V_I / I_{R_{PD}}$   
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>, V<sub>I</sub> = V<sub>CC</sub> - 5%;  
Maximum condition: 100°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = V<sub>CC</sub> - 5%; in which V<sub>I</sub> refers to the input voltage at the I/O pin.

## Hot-Socketing

Table 1-13 lists the hot-socketing specifications for Cyclone IV devices.

**Table 1-13. Hot-Socketing Specifications for Cyclone IV Devices**

| Symbol                  | Parameter                         | Maximum             |
|-------------------------|-----------------------------------|---------------------|
| I <sub>IOPIN(DC)</sub>  | DC current per I/O pin            | 300 μA              |
| I <sub>IOPIN(AC)</sub>  | AC current per I/O pin            | 8 mA <sup>(1)</sup> |
| I <sub>XCVRTX(DC)</sub> | DC current per transceiver TX pin | 100 mA              |
| I <sub>XCVRRX(DC)</sub> | DC current per transceiver RX pin | 50 mA               |

### Note to Table 1-13:

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.



During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

## Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported  $V_{CCIO}$  range for Schmitt trigger inputs in Cyclone IV devices.

**Table 1–14. Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices**

| Symbol        | Parameter                            | Conditions (V)   | Minimum | Unit |
|---------------|--------------------------------------|------------------|---------|------|
| $V_{SCHMITT}$ | Hysteresis for Schmitt trigger input | $V_{CCIO} = 3.3$ | 200     | mV   |
|               |                                      | $V_{CCIO} = 2.5$ | 200     | mV   |
|               |                                      | $V_{CCIO} = 1.8$ | 140     | mV   |
|               |                                      | $V_{CCIO} = 1.5$ | 110     | mV   |

## I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

**Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices <sup>(1), (2)</sup>**

| I/O Standard                | $V_{CCIO}$ (V) |     |       | $V_{IL}$ (V) |                        | $V_{IH}$ (V)           |                  | $V_{OL}$ (V)           | $V_{OH}$ (V)           | $I_{OL}$ (mA)<br>(4) | $I_{OH}$ (mA)<br>(4) |
|-----------------------------|----------------|-----|-------|--------------|------------------------|------------------------|------------------|------------------------|------------------------|----------------------|----------------------|
|                             | Min            | Typ | Max   | Min          | Max                    | Min                    | Max              | Max                    | Min                    |                      |                      |
| 3.3-V LVTTTL <sup>(3)</sup> | 3.135          | 3.3 | 3.465 | —            | 0.8                    | 1.7                    | 3.6              | 0.45                   | 2.4                    | 4                    | –4                   |
| 3.3-V LVCMOS <sup>(3)</sup> | 3.135          | 3.3 | 3.465 | —            | 0.8                    | 1.7                    | 3.6              | 0.2                    | $V_{CCIO} - 0.2$       | 2                    | –2                   |
| 3.0-V LVTTTL <sup>(3)</sup> | 2.85           | 3.0 | 3.15  | –0.3         | 0.8                    | 1.7                    | $V_{CCIO} + 0.3$ | 0.45                   | 2.4                    | 4                    | –4                   |
| 3.0-V LVCMOS <sup>(3)</sup> | 2.85           | 3.0 | 3.15  | –0.3         | 0.8                    | 1.7                    | $V_{CCIO} + 0.3$ | 0.2                    | $V_{CCIO} - 0.2$       | 0.1                  | –0.1                 |
| 2.5 V <sup>(3)</sup>        | 2.375          | 2.5 | 2.625 | –0.3         | 0.7                    | 1.7                    | $V_{CCIO} + 0.3$ | 0.4                    | 2.0                    | 1                    | –1                   |
| 1.8 V                       | 1.71           | 1.8 | 1.89  | –0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | 2.25             | 0.45                   | $V_{CCIO} - 0.45$      | 2                    | –2                   |
| 1.5 V                       | 1.425          | 1.5 | 1.575 | –0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2                    | –2                   |
| 1.2 V                       | 1.14           | 1.2 | 1.26  | –0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2                    | –2                   |
| 3.0-V PCI                   | 2.85           | 3.0 | 3.15  | —            | $0.3 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$  | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5                  | –0.5                 |
| 3.0-V PCI-X                 | 2.85           | 3.0 | 3.15  | —            | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$  | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5                  | –0.5                 |

**Notes to Table 1–15:**

- (1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1–15, refer to “Glossary” on page 1–37.
- (2) AC load  $CL = 10$  pF
- (3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O standards, refer to *AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O Systems*.
- (4) To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the handbook.

**Table 1-16. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Cyclone IV Devices <sup>(1)</sup>**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |       | V <sub>REF</sub> (V)                    |                                        |                                         | V <sub>TT</sub> (V) <sup>(2)</sup> |                         |                         |
|---------------------|-----------------------|-----|-------|-----------------------------------------|----------------------------------------|-----------------------------------------|------------------------------------|-------------------------|-------------------------|
|                     | Min                   | Typ | Max   | Min                                     | Typ                                    | Max                                     | Min                                | Typ                     | Max                     |
| SSTL-2 Class I, II  | 2.375                 | 2.5 | 2.625 | 1.19                                    | 1.25                                   | 1.31                                    | V <sub>REF</sub> - 0.04            | V <sub>REF</sub>        | V <sub>REF</sub> + 0.04 |
| SSTL-18 Class I, II | 1.7                   | 1.8 | 1.9   | 0.833                                   | 0.9                                    | 0.969                                   | V <sub>REF</sub> - 0.04            | V <sub>REF</sub>        | V <sub>REF</sub> + 0.04 |
| HSTL-18 Class I, II | 1.71                  | 1.8 | 1.89  | 0.85                                    | 0.9                                    | 0.95                                    | 0.85                               | 0.9                     | 0.95                    |
| HSTL-15 Class I, II | 1.425                 | 1.5 | 1.575 | 0.71                                    | 0.75                                   | 0.79                                    | 0.71                               | 0.75                    | 0.79                    |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26  | 0.48 × V <sub>CCIO</sub> <sup>(3)</sup> | 0.5 × V <sub>CCIO</sub> <sup>(3)</sup> | 0.52 × V <sub>CCIO</sub> <sup>(3)</sup> | —                                  | 0.5 × V <sub>CCIO</sub> | —                       |
|                     |                       |     |       | 0.47 × V <sub>CCIO</sub> <sup>(4)</sup> | 0.5 × V <sub>CCIO</sub> <sup>(4)</sup> | 0.53 × V <sub>CCIO</sub> <sup>(4)</sup> |                                    |                         |                         |

**Notes to Table 1-16:**

- (1) For an explanation of terms used in Table 1-16, refer to “Glossary” on page 1-37.
- (2) V<sub>TT</sub> of the transmitting device must track V<sub>REF</sub> of the receiving device.
- (3) Value shown refers to DC input reference voltage, V<sub>REF(DC)</sub>.
- (4) Value shown refers to AC input reference voltage, V<sub>REF(AC)</sub>.

**Table 1-17. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone IV Devices**

| I/O Standard     | V <sub>IL(DC)</sub> (V) |                          | V <sub>IH(DC)</sub> (V)  |                          | V <sub>IL(AC)</sub> (V) |                         | V <sub>IH(AC)</sub> (V) |                          | V <sub>OL</sub> (V)      | V <sub>OH</sub> (V)      | I <sub>OL</sub> (mA) | I <sub>OH</sub> (mA) |
|------------------|-------------------------|--------------------------|--------------------------|--------------------------|-------------------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|----------------------|----------------------|
|                  | Min                     | Max                      | Min                      | Max                      | Min                     | Max                     | Min                     | Max                      | Max                      | Min                      |                      |                      |
| SSTL-2 Class I   | —                       | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | —                        | —                       | V <sub>REF</sub> - 0.35 | V <sub>REF</sub> + 0.35 | —                        | V <sub>TT</sub> - 0.57   | V <sub>TT</sub> + 0.57   | 8.1                  | -8.1                 |
| SSTL-2 Class II  | —                       | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | —                        | —                       | V <sub>REF</sub> - 0.35 | V <sub>REF</sub> + 0.35 | —                        | V <sub>TT</sub> - 0.76   | V <sub>TT</sub> + 0.76   | 16.4                 | -16.4                |
| SSTL-18 Class I  | —                       | V <sub>REF</sub> - 0.125 | V <sub>REF</sub> + 0.125 | —                        | —                       | V <sub>REF</sub> - 0.25 | V <sub>REF</sub> + 0.25 | —                        | V <sub>TT</sub> - 0.475  | V <sub>TT</sub> + 0.475  | 6.7                  | -6.7                 |
| SSTL-18 Class II | —                       | V <sub>REF</sub> - 0.125 | V <sub>REF</sub> + 0.125 | —                        | —                       | V <sub>REF</sub> - 0.25 | V <sub>REF</sub> + 0.25 | —                        | 0.28                     | V <sub>CCIO</sub> - 0.28 | 13.4                 | -13.4                |
| HSTL-18 Class I  | —                       | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | —                        | —                       | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | —                        | 0.4                      | V <sub>CCIO</sub> - 0.4  | 8                    | -8                   |
| HSTL-18 Class II | —                       | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | —                        | —                       | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | —                        | 0.4                      | V <sub>CCIO</sub> - 0.4  | 16                   | -16                  |
| HSTL-15 Class I  | —                       | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | —                        | —                       | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | —                        | 0.4                      | V <sub>CCIO</sub> - 0.4  | 8                    | -8                   |
| HSTL-15 Class II | —                       | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | —                        | —                       | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | —                        | 0.4                      | V <sub>CCIO</sub> - 0.4  | 16                   | -16                  |
| HSTL-12 Class I  | -0.15                   | V <sub>REF</sub> - 0.08  | V <sub>REF</sub> + 0.08  | V <sub>CCIO</sub> + 0.15 | -0.24                   | V <sub>REF</sub> - 0.15 | V <sub>REF</sub> + 0.15 | V <sub>CCIO</sub> + 0.24 | 0.25 × V <sub>CCIO</sub> | 0.75 × V <sub>CCIO</sub> | 8                    | -8                   |
| HSTL-12 Class II | -0.15                   | V <sub>REF</sub> - 0.08  | V <sub>REF</sub> + 0.08  | V <sub>CCIO</sub> + 0.15 | -0.24                   | V <sub>REF</sub> - 0.15 | V <sub>REF</sub> + 0.15 | V <sub>CCIO</sub> + 0.24 | 0.25 × V <sub>CCIO</sub> | 0.75 × V <sub>CCIO</sub> | 14                   | -14                  |

 For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

**Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup>**

| I/O Standard           | $V_{CCIO}$ (V) |     |       | $V_{Swing(DC)}$ (V) |            | $V_{X(AC)}$ (V)      |     |                      | $V_{Swing(AC)}$ (V) |            | $V_{OX(AC)}$ (V)     |     |                      |
|------------------------|----------------|-----|-------|---------------------|------------|----------------------|-----|----------------------|---------------------|------------|----------------------|-----|----------------------|
|                        | Min            | Typ | Max   | Min                 | Max        | Min                  | Typ | Max                  | Min                 | Max        | Min                  | Typ | Max                  |
| SSTL-2<br>Class I, II  | 2.375          | 2.5 | 2.625 | 0.36                | $V_{CCIO}$ | $V_{CCIO}/2 - 0.2$   | —   | $V_{CCIO}/2 + 0.2$   | 0.7                 | $V_{CCIO}$ | $V_{CCIO}/2 - 0.125$ | —   | $V_{CCIO}/2 + 0.125$ |
| SSTL-18<br>Class I, II | 1.7            | 1.8 | 1.90  | 0.25                | $V_{CCIO}$ | $V_{CCIO}/2 - 0.175$ | —   | $V_{CCIO}/2 + 0.175$ | 0.5                 | $V_{CCIO}$ | $V_{CCIO}/2 - 0.125$ | —   | $V_{CCIO}/2 + 0.125$ |

**Note to Table 1–18:**(1) Differential SSTL requires a  $V_{REF}$  input.**Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup>**

| I/O Standard           | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |            | $V_{X(AC)}$ (V)        |     |                        | $V_{CM(DC)}$ (V)       |     |                        | $V_{DIF(AC)}$ (V) |                        |
|------------------------|----------------|-----|-------|-------------------|------------|------------------------|-----|------------------------|------------------------|-----|------------------------|-------------------|------------------------|
|                        | Min            | Typ | Max   | Min               | Max        | Min                    | Typ | Max                    | Min                    | Typ | Max                    | Min               | Max                    |
| HSTL-18<br>Class I, II | 1.71           | 1.8 | 1.89  | 0.2               | —          | 0.85                   | —   | 0.95                   | 0.85                   | —   | 0.95                   | 0.4               | —                      |
| HSTL-15<br>Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —          | 0.71                   | —   | 0.79                   | 0.71                   | —   | 0.79                   | 0.4               | —                      |
| HSTL-12<br>Class I, II | 1.14           | 1.2 | 1.26  | 0.16              | $V_{CCIO}$ | $0.48 \times V_{CCIO}$ | —   | $0.52 \times V_{CCIO}$ | $0.48 \times V_{CCIO}$ | —   | $0.52 \times V_{CCIO}$ | 0.3               | $0.48 \times V_{CCIO}$ |

**Note to Table 1–19:**(1) Differential HSTL requires a  $V_{REF}$  input.**Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup> (Part 1 of 2)**

| I/O Standard                           | $V_{CCIO}$ (V) |     |       | $V_{ID}$ (mV) |     | $V_{ICM}$ (V) <sup>(2)</sup> |                                               |      | $V_{OD}$ (mV) <sup>(3)</sup> |     |     | $V_{OS}$ (V) <sup>(3)</sup> |      |       |
|----------------------------------------|----------------|-----|-------|---------------|-----|------------------------------|-----------------------------------------------|------|------------------------------|-----|-----|-----------------------------|------|-------|
|                                        | Min            | Typ | Max   | Min           | Max | Min                          | Condition                                     | Max  | Min                          | Typ | Max | Min                         | Typ  | Max   |
| LVPECL<br>(Row I/Os) <sup>(6)</sup>    | 2.375          | 2.5 | 2.625 | 100           | —   | 0.05                         | $D_{MAX} \leq 500$ Mbps                       | 1.80 | —                            | —   | —   | —                           | —    | —     |
|                                        |                |     |       |               |     | 0.55                         | $500 \text{ Mbps} \leq D_{MAX} \leq 700$ Mbps | 1.80 |                              |     |     |                             |      |       |
|                                        |                |     |       |               |     | 1.05                         | $D_{MAX} > 700$ Mbps                          | 1.55 |                              |     |     |                             |      |       |
| LVPECL<br>(Column I/Os) <sup>(6)</sup> | 2.375          | 2.5 | 2.625 | 100           | —   | 0.05                         | $D_{MAX} \leq 500$ Mbps                       | 1.80 | —                            | —   | —   | —                           | —    | —     |
|                                        |                |     |       |               |     | 0.55                         | $500 \text{ Mbps} \leq D_{MAX} \leq 700$ Mbps | 1.80 |                              |     |     |                             |      |       |
|                                        |                |     |       |               |     | 1.05                         | $D_{MAX} > 700$ Mbps                          | 1.55 |                              |     |     |                             |      |       |
| LVDS (Row I/Os)                        | 2.375          | 2.5 | 2.625 | 100           | —   | 0.05                         | $D_{MAX} \leq 500$ Mbps                       | 1.80 | 247                          | —   | 600 | 1.125                       | 1.25 | 1.375 |
|                                        |                |     |       |               |     | 0.55                         | $500 \text{ Mbps} \leq D_{MAX} \leq 700$ Mbps | 1.80 |                              |     |     |                             |      |       |
|                                        |                |     |       |               |     | 1.05                         | $D_{MAX} > 700$ Mbps                          | 1.55 |                              |     |     |                             |      |       |

**Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup> (Part 2 of 2)**

| I/O Standard                           | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |     | V <sub>ICM</sub> (V) <sup>(2)</sup> |                                                       |      | V <sub>OD</sub> (mV) <sup>(3)</sup> |     |     | V <sub>OS</sub> (V) <sup>(3)</sup> |      |       |
|----------------------------------------|-----------------------|-----|-------|----------------------|-----|-------------------------------------|-------------------------------------------------------|------|-------------------------------------|-----|-----|------------------------------------|------|-------|
|                                        | Min                   | Typ | Max   | Min                  | Max | Min                                 | Condition                                             | Max  | Min                                 | Typ | Max | Min                                | Typ  | Max   |
| LVDS<br>(Column I/Os)                  | 2.375                 | 2.5 | 2.625 | 100                  | —   | 0.05                                | $D_{MAX} \leq 500 \text{ Mbps}$                       | 1.80 | 247                                 | —   | 600 | 1.125                              | 1.25 | 1.375 |
|                                        |                       |     |       |                      |     | 0.55                                | $500 \text{ Mbps} \leq D_{MAX} \leq 700 \text{ Mbps}$ | 1.80 |                                     |     |     |                                    |      |       |
|                                        |                       |     |       |                      |     | 1.05                                | $D_{MAX} > 700 \text{ Mbps}$                          | 1.55 |                                     |     |     |                                    |      |       |
| BLVDS (Row I/Os) <sup>(4)</sup>        | 2.375                 | 2.5 | 2.625 | 100                  | —   | —                                   | —                                                     | —    | —                                   | —   | —   | —                                  | —    | —     |
| BLVDS (Column I/Os) <sup>(4)</sup>     | 2.375                 | 2.5 | 2.625 | 100                  | —   | —                                   | —                                                     | —    | —                                   | —   | —   | —                                  | —    | —     |
| mini-LVDS (Row I/Os) <sup>(5)</sup>    | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 300                                 | —   | 600 | 1.0                                | 1.2  | 1.4   |
| mini-LVDS (Column I/Os) <sup>(5)</sup> | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 300                                 | —   | 600 | 1.0                                | 1.2  | 1.4   |
| RSDS® (Row I/Os) <sup>(5)</sup>        | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 100                                 | 200 | 600 | 0.5                                | 1.2  | 1.5   |
| RSDS (Column I/Os) <sup>(5)</sup>      | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 100                                 | 200 | 600 | 0.5                                | 1.2  | 1.5   |
| PPDS (Row I/Os) <sup>(5)</sup>         | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 100                                 | 200 | 600 | 0.5                                | 1.2  | 1.4   |
| PPDS (Column I/Os) <sup>(5)</sup>      | 2.375                 | 2.5 | 2.625 | —                    | —   | —                                   | —                                                     | —    | 100                                 | 200 | 600 | 0.5                                | 1.2  | 1.4   |

**Notes to Table 1–20:**

- (1) For an explanation of terms used in Table 1–20, refer to “Glossary” on page 1–37.
- (2) V<sub>IN</sub> range:  $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}$ .
- (3) R<sub>L</sub> range:  $90 \leq R_L \leq 110 \Omega$ .
- (4) There are no fixed V<sub>IN</sub>, V<sub>OD</sub>, and V<sub>OS</sub> specifications for BLVDS. They depend on the system topology.
- (5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.
- (6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 2 of 4)

| Symbol/<br>Description                                                               | Conditions                                                            | C6                              |           |                                                   | C7, I7 |           |                                                   | C8   |           |                                                   | Unit |
|--------------------------------------------------------------------------------------|-----------------------------------------------------------------------|---------------------------------|-----------|---------------------------------------------------|--------|-----------|---------------------------------------------------|------|-----------|---------------------------------------------------|------|
|                                                                                      |                                                                       | Min                             | Typ       | Max                                               | Min    | Typ       | Max                                               | Min  | Typ       | Max                                               |      |
| Receiver                                                                             |                                                                       |                                 |           |                                                   |        |           |                                                   |      |           |                                                   |      |
| Supported I/O Standards                                                              | 1.4 V PCML,<br>1.5 V PCML,<br>2.5 V PCML,<br>LVPECL, LVDS             |                                 |           |                                                   |        |           |                                                   |      |           |                                                   |      |
| Data rate (F324 and smaller package) <sup>(15)</sup>                                 | —                                                                     | 600                             | —         | 2500                                              | 600    | —         | 2500                                              | 600  | —         | 2500                                              | Mbps |
| Data rate (F484 and larger package) <sup>(15)</sup>                                  | —                                                                     | 600                             | —         | 3125                                              | 600    | —         | 3125                                              | 600  | —         | 2500                                              | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>                          | —                                                                     | —                               | —         | 1.6                                               | —      | —         | 1.6                                               | —    | —         | 1.6                                               | V    |
| Operational V <sub>MAX</sub> for a receiver pin                                      | —                                                                     | —                               | —         | 1.5                                               | —      | —         | 1.5                                               | —    | —         | 1.5                                               | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                         | —                                                                     | –0.4                            | —         | —                                                 | –0.4   | —         | —                                                 | –0.4 | —         | —                                                 | V    |
| Peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p)                   | V <sub>ICM</sub> = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps | 0.1                             | —         | 2.7                                               | 0.1    | —         | 2.7                                               | 0.1  | —         | 2.7                                               | V    |
| V <sub>ICM</sub>                                                                     | V <sub>ICM</sub> = 0.82 V setting                                     | —                               | 820 ± 10% | —                                                 | —      | 820 ± 10% | —                                                 | —    | 820 ± 10% | —                                                 | mV   |
| Differential on-chip termination resistors                                           | 100–Ω setting                                                         | —                               | 100       | —                                                 | —      | 100       | —                                                 | —    | 100       | —                                                 | Ω    |
|                                                                                      | 150–Ω setting                                                         | —                               | 150       | —                                                 | —      | 150       | —                                                 | —    | 150       | —                                                 | Ω    |
| Differential and common mode return loss                                             | PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI                   | Compliant                       |           |                                                   |        |           |                                                   |      |           |                                                   | —    |
| Programmable ppm detector <sup>(4)</sup>                                             | —                                                                     | ± 62.5, 100, 125, 200, 250, 300 |           |                                                   |        |           |                                                   |      |           |                                                   | ppm  |
| Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)   | —                                                                     | —                               | —         | ±300 <sup>(5)</sup> ,<br>±350 <sup>(6), (7)</sup> | —      | —         | ±300 <sup>(5)</sup> ,<br>±350 <sup>(6), (7)</sup> | —    | —         | ±300 <sup>(5)</sup> ,<br>±350 <sup>(6), (7)</sup> | ppm  |
| CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) <sup>(8)</sup> | —                                                                     | —                               | —         | 350 to –5350 <sup>(7), (9)</sup>                  | —      | —         | 350 to –5350 <sup>(7), (9)</sup>                  | —    | —         | 350 to –5350 <sup>(7), (9)</sup>                  | ppm  |
| Run length                                                                           | —                                                                     | —                               | 80        | —                                                 | —      | 80        | —                                                 | —    | 80        | —                                                 | UI   |
| Programmable equalization                                                            | No Equalization                                                       | —                               | —         | 1.5                                               | —      | —         | 1.5                                               | —    | —         | 1.5                                               | dB   |
|                                                                                      | Medium Low                                                            | —                               | —         | 4.5                                               | —      | —         | 4.5                                               | —    | —         | 4.5                                               | dB   |
|                                                                                      | Medium High                                                           | —                               | —         | 5.5                                               | —      | —         | 5.5                                               | —    | —         | 5.5                                               | dB   |
|                                                                                      | High                                                                  | —                               | —         | 7                                                 | —      | —         | 7                                                 | —    | —         | 7                                                 | dB   |

**Table 1-21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)**

| Symbol/<br>Description                                         | Conditions                                          | C6        |     |       | C7, I7 |     |       | C8  |     |       | Unit                           |
|----------------------------------------------------------------|-----------------------------------------------------|-----------|-----|-------|--------|-----|-------|-----|-----|-------|--------------------------------|
|                                                                |                                                     | Min       | Typ | Max   | Min    | Typ | Max   | Min | Typ | Max   |                                |
| Signal detect/loss threshold                                   | PIPE mode                                           | 65        | —   | 175   | 65     | —   | 175   | 65  | —   | 175   | mV                             |
| $t_{LTR}$ <sup>(10)</sup>                                      | —                                                   | —         | —   | 75    | —      | —   | 75    | —   | —   | 75    | μs                             |
| $t_{LTR-LTD\_Manual}$ <sup>(11)</sup>                          | —                                                   | 15        | —   | —     | 15     | —   | —     | 15  | —   | —     | μs                             |
| $t_{LTD}$ <sup>(12)</sup>                                      | —                                                   | 0         | 100 | 4000  | 0      | 100 | 4000  | 0   | 100 | 4000  | ns                             |
| $t_{LTD\_Manual}$ <sup>(13)</sup>                              | —                                                   | —         | —   | 4000  | —      | —   | 4000  | —   | —   | 4000  | ns                             |
| $t_{LTD\_Auto}$ <sup>(14)</sup>                                | —                                                   | —         | —   | 4000  | —      | —   | 4000  | —   | —   | 4000  | ns                             |
| Receiver buffer and CDR offset cancellation time (per channel) | —                                                   | —         | —   | 17000 | —      | —   | 17000 | —   | —   | 17000 | recon<br>fig_c<br>lk<br>cycles |
| Programmable DC gain                                           | DC Gain Setting = 0                                 | —         | 0   | —     | —      | 0   | —     | —   | 0   | —     | dB                             |
|                                                                | DC Gain Setting = 1                                 | —         | 3   | —     | —      | 3   | —     | —   | 3   | —     | dB                             |
|                                                                | DC Gain Setting = 2                                 | —         | 6   | —     | —      | 6   | —     | —   | 6   | —     | dB                             |
| <b>Transmitter</b>                                             |                                                     |           |     |       |        |     |       |     |     |       |                                |
| Supported I/O Standards                                        | 1.5 V PCML                                          |           |     |       |        |     |       |     |     |       |                                |
| Data rate (F324 and smaller package)                           | —                                                   | 600       | —   | 2500  | 600    | —   | 2500  | 600 | —   | 2500  | Mbps                           |
| Data rate (F484 and larger package)                            | —                                                   | 600       | —   | 3125  | 600    | —   | 3125  | 600 | —   | 2500  | Mbps                           |
| $V_{OCM}$                                                      | 0.65 V setting                                      | —         | 650 | —     | —      | 650 | —     | —   | 650 | —     | mV                             |
| Differential on-chip termination resistors                     | 100-Ω setting                                       | —         | 100 | —     | —      | 100 | —     | —   | 100 | —     | Ω                              |
|                                                                | 150-Ω setting                                       | —         | 150 | —     | —      | 150 | —     | —   | 150 | —     | Ω                              |
| Differential and common mode return loss                       | PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA | Compliant |     |       |        |     |       |     |     |       | —                              |
| Rise time                                                      | —                                                   | 50        | —   | 200   | 50     | —   | 200   | 50  | —   | 200   | ps                             |
| Fall time                                                      | —                                                   | 50        | —   | 200   | 50     | —   | 200   | 50  | —   | 200   | ps                             |
| Intra-differential pair skew                                   | —                                                   | —         | —   | 15    | —      | —   | 15    | —   | —   | 15    | ps                             |
| Intra-transceiver block skew                                   | —                                                   | —         | —   | 120   | —      | —   | 120   | —   | —   | 120   | ps                             |

Figure 1-4 shows the differential receiver input waveform.

**Figure 1-4. Receiver Input Waveform**




Figure 1-5 shows the transmitter output waveform.

**Figure 1-5. Transmitter Output Waveform**




Table 1-22 lists the typical  $V_{OD}$  for Tx term that equals 100  $\Omega$ .

**Table 1-22. Typical  $V_{OD}$  Setting, Tx Term = 100  $\Omega$**

| Symbol                                          | $V_{OD}$ Setting (mV) |     |     |       |      |      |
|-------------------------------------------------|-----------------------|-----|-----|-------|------|------|
|                                                 | 1                     | 2   | 3   | 4 (1) | 5    | 6    |
| $V_{OD}$ differential peak to peak typical (mV) | 400                   | 600 | 800 | 900   | 1000 | 1200 |

**Note to Table 1-22:**

(1) This setting is required for compliance with the PCIe protocol.

## Embedded Multiplier Specifications

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

**Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices**

| Mode                   | Resources Used        | Performance |            |     |          |     | Unit |
|------------------------|-----------------------|-------------|------------|-----|----------|-----|------|
|                        | Number of Multipliers | C6          | C7, I7, A7 | C8  | C8L, I8L | C9L |      |
| 9 × 9-bit multiplier   | 1                     | 340         | 300        | 260 | 240      | 175 | MHz  |
| 18 × 18-bit multiplier | 1                     | 287         | 250        | 200 | 185      | 135 | MHz  |

## Memory Block Specifications

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

**Table 1–27. Memory Block Performance Specifications for Cyclone IV Devices**

| Memory    | Mode                               | Resources Used |            | Performance |            |     |          |     | Unit |
|-----------|------------------------------------|----------------|------------|-------------|------------|-----|----------|-----|------|
|           |                                    | LEs            | M9K Memory | C6          | C7, I7, A7 | C8  | C8L, I8L | C9L |      |
| M9K Block | FIFO 256 × 36                      | 47             | 1          | 315         | 274        | 238 | 200      | 157 | MHz  |
|           | Single-port 256 × 36               | 0              | 1          | 315         | 274        | 238 | 200      | 157 | MHz  |
|           | Simple dual-port 256 × 36 CLK      | 0              | 1          | 315         | 274        | 238 | 200      | 157 | MHz  |
|           | True dual port 512 × 18 single CLK | 0              | 1          | 315         | 274        | 238 | 200      | 157 | MHz  |

## Configuration and JTAG Specifications

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

**Table 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices <sup>(1)</sup>**

| Programming Mode                           | V <sub>CCINT</sub> Voltage Level (V) | DCLK f <sub>MAX</sub> | Unit |
|--------------------------------------------|--------------------------------------|-----------------------|------|
| Passive Serial (PS)                        | 1.0 <sup>(3)</sup>                   | 66                    | MHz  |
|                                            | 1.2                                  | 133                   | MHz  |
| Fast Passive Parallel (FPP) <sup>(2)</sup> | 1.0 <sup>(3)</sup>                   | 66                    | MHz  |
|                                            | 1.2 <sup>(4)</sup>                   | 100                   | MHz  |

**Notes to Table 1–28:**

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V<sub>CCINT</sub> = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V<sub>CCINT</sub>. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f<sub>MAX</sub> for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

 For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.

 Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to “Glossary” on page 1–37.

**Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1)</sup>, <sup>(2)</sup>, <sup>(4)</sup> (Part 1 of 2)**

| Symbol                                        | Modes                                         | C6  |     |     | C7, I7 |     |       | C8, A7 |     |       | C8L, I8L |     |       | C9L |     |       | Unit |
|-----------------------------------------------|-----------------------------------------------|-----|-----|-----|--------|-----|-------|--------|-----|-------|----------|-----|-------|-----|-----|-------|------|
|                                               |                                               | Min | Typ | Max | Min    | Typ | Max   | Min    | Typ | Max   | Min      | Typ | Max   | Min | Typ | Max   |      |
| $f_{\text{HSCLK}}$<br>(input clock frequency) | ×10                                           | 5   | —   | 180 | 5      | —   | 155.5 | 5      | —   | 155.5 | 5        | —   | 155.5 | 5   | —   | 132.5 | MHz  |
|                                               | ×8                                            | 5   | —   | 180 | 5      | —   | 155.5 | 5      | —   | 155.5 | 5        | —   | 155.5 | 5   | —   | 132.5 | MHz  |
|                                               | ×7                                            | 5   | —   | 180 | 5      | —   | 155.5 | 5      | —   | 155.5 | 5        | —   | 155.5 | 5   | —   | 132.5 | MHz  |
|                                               | ×4                                            | 5   | —   | 180 | 5      | —   | 155.5 | 5      | —   | 155.5 | 5        | —   | 155.5 | 5   | —   | 132.5 | MHz  |
|                                               | ×2                                            | 5   | —   | 180 | 5      | —   | 155.5 | 5      | —   | 155.5 | 5        | —   | 155.5 | 5   | —   | 132.5 | MHz  |
|                                               | ×1                                            | 5   | —   | 360 | 5      | —   | 311   | 5      | —   | 311   | 5        | —   | 311   | 5   | —   | 265   | MHz  |
| Device operation in Mbps                      | ×10                                           | 100 | —   | 360 | 100    | —   | 311   | 100    | —   | 311   | 100      | —   | 311   | 100 | —   | 265   | Mbps |
|                                               | ×8                                            | 80  | —   | 360 | 80     | —   | 311   | 80     | —   | 311   | 80       | —   | 311   | 80  | —   | 265   | Mbps |
|                                               | ×7                                            | 70  | —   | 360 | 70     | —   | 311   | 70     | —   | 311   | 70       | —   | 311   | 70  | —   | 265   | Mbps |
|                                               | ×4                                            | 40  | —   | 360 | 40     | —   | 311   | 40     | —   | 311   | 40       | —   | 311   | 40  | —   | 265   | Mbps |
|                                               | ×2                                            | 20  | —   | 360 | 20     | —   | 311   | 20     | —   | 311   | 20       | —   | 311   | 20  | —   | 265   | Mbps |
|                                               | ×1                                            | 10  | —   | 360 | 10     | —   | 311   | 10     | —   | 311   | 10       | —   | 311   | 10  | —   | 265   | Mbps |
| $t_{\text{DUTY}}$                             | —                                             | 45  | —   | 55  | 45     | —   | 55    | 45     | —   | 55    | 45       | —   | 55    | 45  | —   | 55    | %    |
| Transmitter channel-to-channel skew (TCCS)    | —                                             | —   | —   | 200 | —      | —   | 200   | —      | —   | 200   | —        | —   | 200   | —   | —   | 200   | ps   |
| Output jitter (peak to peak)                  | —                                             | —   | —   | 500 | —      | —   | 500   | —      | —   | 550   | —        | —   | 600   | —   | —   | 700   | ps   |
| $t_{\text{RISE}}$                             | 20 – 80%,<br>$C_{\text{LOAD}} = 5 \text{ pF}$ | —   | 500 | —   | —      | 500 | —     | —      | 500 | —     | —        | 500 | —     | —   | 500 | —     | ps   |
| $t_{\text{FALL}}$                             | 20 – 80%,<br>$C_{\text{LOAD}} = 5 \text{ pF}$ | —   | 500 | —   | —      | 500 | —     | —      | 500 | —     | —        | 500 | —     | —   | 500 | —     | ps   |

**Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1)</sup>, <sup>(3)</sup>**

| Symbol                                    | Modes | C6  |     | C7, I7 |       | C8, A7 |       | C8L, I8L |     | C9L |     | Unit |
|-------------------------------------------|-------|-----|-----|--------|-------|--------|-------|----------|-----|-----|-----|------|
|                                           |       | Min | Max | Min    | Max   | Min    | Max   | Min      | Max | Min | Max |      |
| f <sub>HCLK</sub> (input clock frequency) | ×10   | 5   | 420 | 5      | 370   | 5      | 320   | 5        | 320 | 5   | 250 | MHz  |
|                                           | ×8    | 5   | 420 | 5      | 370   | 5      | 320   | 5        | 320 | 5   | 250 | MHz  |
|                                           | ×7    | 5   | 420 | 5      | 370   | 5      | 320   | 5        | 320 | 5   | 250 | MHz  |
|                                           | ×4    | 5   | 420 | 5      | 370   | 5      | 320   | 5        | 320 | 5   | 250 | MHz  |
|                                           | ×2    | 5   | 420 | 5      | 370   | 5      | 320   | 5        | 320 | 5   | 250 | MHz  |
|                                           | ×1    | 5   | 420 | 5      | 402.5 | 5      | 402.5 | 5        | 362 | 5   | 265 | MHz  |
| HSIODR                                    | ×10   | 100 | 840 | 100    | 740   | 100    | 640   | 100      | 640 | 100 | 500 | Mbps |
|                                           | ×8    | 80  | 840 | 80     | 740   | 80     | 640   | 80       | 640 | 80  | 500 | Mbps |
|                                           | ×7    | 70  | 840 | 70     | 740   | 70     | 640   | 70       | 640 | 70  | 500 | Mbps |
|                                           | ×4    | 40  | 840 | 40     | 740   | 40     | 640   | 40       | 640 | 40  | 500 | Mbps |
|                                           | ×2    | 20  | 840 | 20     | 740   | 20     | 640   | 20       | 640 | 20  | 500 | Mbps |
|                                           | ×1    | 10  | 420 | 10     | 402.5 | 10     | 402.5 | 10       | 362 | 10  | 265 | Mbps |
| t <sub>DUTY</sub>                         | —     | 45  | 55  | 45     | 55    | 45     | 55    | 45       | 55  | 45  | 55  | %    |
| TCCS                                      | —     | —   | 200 | —      | 200   | —      | 200   | —        | 200 | —   | 200 | ps   |
| Output jitter (peak to peak)              | —     | —   | 500 | —      | 500   | —      | 550   | —        | 600 | —   | 700 | ps   |
| t <sub>LOCK</sub> <sup>(2)</sup>          | —     | —   | 1   | —      | 1     | —      | 1     | —        | 1   | —   | 1   | ms   |

**Notes to Table 1–34:**

- (1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6.  
Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.
- (2) t<sub>LOCK</sub> is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

**Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1)</sup>, <sup>(3)</sup> (Part 1 of 2)**

| Symbol                                    | Modes | C6  |       | C7, I7 |       | C8, A7 |       | C8L, I8L |     | C9L |     | Unit |
|-------------------------------------------|-------|-----|-------|--------|-------|--------|-------|----------|-----|-----|-----|------|
|                                           |       | Min | Max   | Min    | Max   | Min    | Max   | Min      | Max | Min | Max |      |
| f <sub>HCLK</sub> (input clock frequency) | ×10   | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                           | ×8    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                           | ×7    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                           | ×4    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                           | ×2    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                           | ×1    | 5   | 402.5 | 5      | 402.5 | 5      | 402.5 | 5        | 362 | 5   | 265 | MHz  |
| HSIODR                                    | ×10   | 100 | 640   | 100    | 640   | 100    | 550   | 100      | 550 | 100 | 500 | Mbps |
|                                           | ×8    | 80  | 640   | 80     | 640   | 80     | 550   | 80       | 550 | 80  | 500 | Mbps |
|                                           | ×7    | 70  | 640   | 70     | 640   | 70     | 550   | 70       | 550 | 70  | 500 | Mbps |
|                                           | ×4    | 40  | 640   | 40     | 640   | 40     | 550   | 40       | 550 | 40  | 500 | Mbps |
|                                           | ×2    | 20  | 640   | 20     | 640   | 20     | 550   | 20       | 550 | 20  | 500 | Mbps |
|                                           | ×1    | 10  | 402.5 | 10     | 402.5 | 10     | 402.5 | 10       | 362 | 10  | 265 | Mbps |

**Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 2 of 2)**

| Symbol                           | Modes | C6  |     | C7, I7 |     | C8, A7 |     | C8L, I8L |     | C9L |     | Unit |
|----------------------------------|-------|-----|-----|--------|-----|--------|-----|----------|-----|-----|-----|------|
|                                  |       | Min | Max | Min    | Max | Min    | Max | Min      | Max | Min | Max |      |
| t <sub>DUTY</sub>                | —     | 45  | 55  | 45     | 55  | 45     | 55  | 45       | 55  | 45  | 55  | %    |
| TCCS                             | —     | —   | 200 | —      | 200 | —      | 200 | —        | 200 | —   | 200 | ps   |
| Output jitter (peak to peak)     | —     | —   | 500 | —      | 500 | —      | 550 | —        | 600 | —   | 700 | ps   |
| t <sub>LOCK</sub> <sup>(2)</sup> | —     | —   | 1   | —      | 1   | —      | 1   | —        | 1   | —   | 1   | ms   |

**Notes to Table 1–35:**

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.  
Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t<sub>LOCK</sub> is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

**Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup>**

| Symbol                                    | Modes | C6  |       | C7, I7 |       | C8, A7 |       | C8L, I8L |     | C9L |     | Unit |
|-------------------------------------------|-------|-----|-------|--------|-------|--------|-------|----------|-----|-----|-----|------|
|                                           |       | Min | Max   | Min    | Max   | Min    | Max   | Min      | Max | Min | Max |      |
| f <sub>HCLK</sub> (input clock frequency) | ×10   | 10  | 437.5 | 10     | 370   | 10     | 320   | 10       | 320 | 10  | 250 | MHz  |
|                                           | ×8    | 10  | 437.5 | 10     | 370   | 10     | 320   | 10       | 320 | 10  | 250 | MHz  |
|                                           | ×7    | 10  | 437.5 | 10     | 370   | 10     | 320   | 10       | 320 | 10  | 250 | MHz  |
|                                           | ×4    | 10  | 437.5 | 10     | 370   | 10     | 320   | 10       | 320 | 10  | 250 | MHz  |
|                                           | ×2    | 10  | 437.5 | 10     | 370   | 10     | 320   | 10       | 320 | 10  | 250 | MHz  |
|                                           | ×1    | 10  | 437.5 | 10     | 402.5 | 10     | 402.5 | 10       | 362 | 10  | 265 | MHz  |
| HSIODR                                    | ×10   | 100 | 875   | 100    | 740   | 100    | 640   | 100      | 640 | 100 | 500 | Mbps |
|                                           | ×8    | 80  | 875   | 80     | 740   | 80     | 640   | 80       | 640 | 80  | 500 | Mbps |
|                                           | ×7    | 70  | 875   | 70     | 740   | 70     | 640   | 70       | 640 | 70  | 500 | Mbps |
|                                           | ×4    | 40  | 875   | 40     | 740   | 40     | 640   | 40       | 640 | 40  | 500 | Mbps |
|                                           | ×2    | 20  | 875   | 20     | 740   | 20     | 640   | 20       | 640 | 20  | 500 | Mbps |
|                                           | ×1    | 10  | 437.5 | 10     | 402.5 | 10     | 402.5 | 10       | 362 | 10  | 265 | Mbps |
| SW                                        | —     | —   | 400   | —      | 400   | —      | 400   | —        | 550 | —   | 640 | ps   |
| Input jitter tolerance                    | —     | —   | 500   | —      | 500   | —      | 550   | —        | 600 | —   | 700 | ps   |
| t <sub>LOCK</sub> <sup>(2)</sup>          | —     | —   | 1     | —      | 1     | —      | 1     | —        | 1   | —   | 1   | ms   |

**Notes to Table 1–36:**

- (1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.  
Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t<sub>LOCK</sub> is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

## External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

## I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

## Glossary

Table 1–46 lists the glossary for this chapter.

**Table 1–46. Glossary (Part 1 of 5)**

| Letter | Term                                                   | Definitions                                                                                                                                                                                                                                                  |
|--------|--------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A      | —                                                      | —                                                                                                                                                                                                                                                            |
| B      | —                                                      | —                                                                                                                                                                                                                                                            |
| C      | —                                                      | —                                                                                                                                                                                                                                                            |
| D      | —                                                      | —                                                                                                                                                                                                                                                            |
| E      | —                                                      | —                                                                                                                                                                                                                                                            |
| F      | $f_{\text{HSCLK}}$                                     | High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.                                                                                                                                                                      |
| G      | GCLK                                                   | Input pin directly to Global Clock network.                                                                                                                                                                                                                  |
|        | GCLK PLL                                               | Input pin to Global Clock network through the PLL.                                                                                                                                                                                                           |
| H      | HSIODR                                                 | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $\text{HSIODR} = 1/\text{TUI}$ ).                                                                                                                                                            |
| I      | Input Waveforms for the SSTL Differential I/O Standard | <p>The diagram shows a differential signal waveform. The signal transitions between <math>V_{\text{IH}}</math> and <math>V_{\text{IL}}</math> levels, with a swing of <math>V_{\text{SWING}}</math>. The reference level is <math>V_{\text{REF}}</math>.</p> |

Table 1-46. Glossary (Part 2 of 5)

| Letter   | Term          | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>J</b> | JTAG Waveform | <p>The diagram illustrates the JTAG waveform with the following signals and timing parameters:</p> <ul style="list-style-type: none"> <li><b>TMS</b>: Master/Slave Select</li> <li><b>TDI</b>: Test Data In</li> <li><b>TCK</b>: Test Clock</li> <li><b>TDO</b>: Test Data Out</li> <li><b>Signal to be Captured</b>: Signal being sampled by the JTAG controller.</li> <li><b>Signal to be Driven</b>: Signal being driven by the JTAG controller.</li> <li><b>Timing Parameters</b>: <ul style="list-style-type: none"> <li><math>t_{JCP}</math>: JTAG Capture Setup Time</li> <li><math>t_{JCH}</math>: JTAG Capture Hold Time</li> <li><math>t_{JCL}</math>: JTAG Capture Latency</li> <li><math>t_{JPSU\_TDI}</math>: JTAG Push Setup Time for TDI</li> <li><math>t_{JPSU\_TMS}</math>: JTAG Push Setup Time for TMS</li> <li><math>t_{JPH}</math>: JTAG Push Hold Time</li> <li><math>t_{JPZX}</math>: JTAG Push Zero Setup Time</li> <li><math>t_{JPCO}</math>: JTAG Push One Setup Time</li> <li><math>t_{JSSU}</math>: JTAG Shift Setup Time</li> <li><math>t_{JSH}</math>: JTAG Shift Hold Time</li> <li><math>t_{JSZX}</math>: JTAG Shift Zero Setup Time</li> <li><math>t_{JSCO}</math>: JTAG Shift One Setup Time</li> <li><math>t_{JSXZ}</math>: JTAG Shift Zero Hold Time</li> </ul> </li> </ul> |
| <b>K</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>L</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>M</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>N</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>O</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>P</b> | PLL Block     | <p>The following highlights the PLL specification parameters:</p> <p>The PLL block diagram shows the following components and signal flow:</p> <ul style="list-style-type: none"> <li><b>Inputs</b>: CLK (with a switch), Core Clock.</li> <li><b>Switchover</b>: A block that selects between the CLK and Core Clock inputs.</li> <li><b>Divider N</b>: A divider that takes the selected input and produces <math>f_{IN}</math>.</li> <li><b>PFD</b>: Phase-Frequency Divider that takes <math>f_{IN}</math> and produces <math>f_{INPFD}</math>.</li> <li><b>CP</b>: Charge Pump.</li> <li><b>LF</b>: Loop Filter.</li> <li><b>VCO</b>: Voltage-Controlled Oscillator that takes the filtered signal and produces <math>f_{VCO}</math>.</li> <li><b>Counters C0..C4</b>: A set of counters that take <math>f_{VCO}</math> and produce <math>f_{OUT\_EXT}</math> and <math>f_{OUT}</math>.</li> <li><b>Phase tap</b>: A tap point on the VCO output.</li> <li><b>Divider M</b>: A divider that takes the phase tap signal and produces <math>f_{OUT}</math>.</li> <li><b>Outputs</b>: <math>f_{OUT\_EXT}</math> (CLKOUT Pins), <math>f_{OUT}</math>, and GCLK.</li> </ul> <p><b>Key</b></p> <ul style="list-style-type: none"> <li>Reconfigurable in User Mode</li> </ul>                                     |
| <b>Q</b> | —             | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

Table 1-46. Glossary (Part 3 of 5)




| Letter | Term                                         | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|--------|----------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R      | $R_L$                                        | Receiver differential input discrete resistor (external to Cyclone IV devices).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|        | Receiver Input Waveform                      | <p>Receiver input waveform for LVDS and LVPECL differential standards:</p>  <p>Single-Ended Waveform</p> <p>Differential Waveform (Mathematical Function of Positive &amp; Negative Channel)</p>                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|        | Receiver input skew margin (RSKM)            | High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. $RSKM = (TUI - SW - TCCS) / 2$ .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| S      | Single-ended voltage-referenced I/O Standard |  <p>The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i>.</p> |
|        | SW (Sampling Window)                         | High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |

Table 1-46. Glossary (Part 4 of 5)

| Letter | Term                           | Definitions                                                                                                                                                                                 |
|--------|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T      | $t_C$                          | High-speed receiver and transmitter input and output clock period.                                                                                                                          |
|        | Channel-to-channel-skew (TCCS) | High-speed I/O block: The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew. The clock is included in the TCCS measurement.       |
|        | $t_{cin}$                      | Delay from the clock pad to the I/O input register.                                                                                                                                         |
|        | $t_{CO}$                       | Delay from the clock pad to the I/O output.                                                                                                                                                 |
|        | $t_{cout}$                     | Delay from the clock pad to the I/O output register.                                                                                                                                        |
|        | $t_{DUTY}$                     | High-speed I/O block: Duty cycle on high-speed transmitter output clock.                                                                                                                    |
|        | $t_{FALL}$                     | Signal high-to-low transition time (80–20%).                                                                                                                                                |
|        | $t_H$                          | Input register hold time.                                                                                                                                                                   |
|        | Timing Unit Interval (TUI)     | High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w$ ). |
|        | $t_{INJITTER}$                 | Period jitter on the PLL clock input.                                                                                                                                                       |
|        | $t_{OUTJITTER\_DEDCLK}$        | Period jitter on the dedicated clock output driven by a PLL.                                                                                                                                |
|        | $t_{OUTJITTER\_IO}$            | Period jitter on the general purpose I/O driven by a PLL.                                                                                                                                   |
|        | $t_{pllcin}$                   | Delay from the PLL inclk pad to the I/O input register.                                                                                                                                     |
|        | $t_{pllcout}$                  | Delay from the PLL inclk pad to the I/O output register.                                                                                                                                    |
|        | Transmitter Output Waveform    | <p>Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards:</p>  |
|        | $t_{RISE}$                     | Signal low-to-high transition time (20–80%).                                                                                                                                                |
|        | $t_{SU}$                       | Input register setup time.                                                                                                                                                                  |
| U      | —                              | —                                                                                                                                                                                           |