



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), CANbus, LINbus, SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 25x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f582-iqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 13.4, SER Page Stack Upon PCA Interrupt Occurring During a CAN0 ISR	110
Figure 13.5 SER Page Stack Upon Return From PCA Interrupt	111
Figure 13.6, SFR Page Stack Upon Return From CANO Interrupt	112
Figure 15.1. Flash Program Memory Map	141
Figure 17.1. Reset Sources	152
Figure 17.2 Power-On and VDD Monitor Reset Timing	153
Figure 19.1 Oscillator Ontions	176
Figure 19.2 Example Clock Multiplier Output	181
Figure 19.3 External 32 768 kHz Quartz Crystal Oscillator Connection Diagram	186
Figure 20.1 Port I/O Functional Block Diagram	189
Figure 20.2 Port I/O Cell Block Diagram	190
Figure 20.3 Peripheral Availability on Port I/O Pins	103
Figure 20.4 Crossbar Priority Decoder in Example Configuration	194
Figure 21.1 LIN Block Diagram	21/
Figure 22.1. Typical CAN Bus Configuration	217
Figure 22.2. CAN Controller Diagram	237
Figure 22.2. CAN Controller Diagram	23/
Figure 23.1 SMBus Block Diagram	234
Figure 23.2. Typical SMBus Configuration	233
Figure 23.3. SMBus Transaction	240
Figure 23.4 Typical SMBus SCI Concration	241
Figure 23.5. Typical Smbus SOL Generation	240
Figure 23.6. Typical Master Read Sequence	250
Figure 23.7 Typical Master Nead Sequence	252
Figure 23.8 Typical Slave Read Sequence	252
Figure 24.1 LIARTO Block Diagram	256
Figure 24.2. LIARTO Timing Without Parity or Extra Bit	258
Figure 24.3. UARTO Timing With Darity	258
Figure 24.4. LIARTO Timing With Extra Bit	258
Figure 24.5. Typical LIART Interconnect Diagram	250
Figure 24.6. LIART Multi-Processor Mode Interconnect Diagram	200
Figure 26.1 SPI Block Diagram	200
Figure 26.2. Multiple-Master Mode Connection Diagram	275
Figure 26.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diag	ram
1 igure 20.3. 5-Wire Single Master and 5-Wire Single Slave Mode Connection Diag	am
Eigure 26.4.4 Wire Single Macter Mode and 4 Wire Slave Mode Connection Diag	rom
Pigure 20.4. 4-Wile Single Master Mode and 4-Wile Slave Mode Connection Diag	am
Eigure 26.5. Master Mode Data/Clock Timing	277
Figure 26.6. Slave Mode Data/Clock Timing (CKPHA = 0)	272
Figure 26.7. Slave Mode Data/Clock Timing (CKPHA = 0)	270
Figure 26.8 SPI Master Timing (CKPHA = 0)	210
Figure 26.0. SPT Master Timing (OKFTIA = 0)	202
Figure 26.9. SET Waster Timing (OKERA = 1)	202
Figure 26.10. SET Slave Timing (OKERA = 0)	200 202
Figure 27.1 TO Mode O Block Diagram	200 200
	200





Figure 1.1. C8051F580/1/4/5 Block Diagram





Figure 1.3. C8051F582/3/6/7 Block Diagram





## 4.5. QFN-32 Package Specifications

Figure 4.9. QFN-32 Package Drawing

Dimension	Min	Тур	Max	Dimension	Min	Тур	Max
A	0.80	0.9	1.00	E2	3.20	3.30	3.40
A1	0.00	0.02	0.05	L	0.30	0.40	0.50
b	0.18	0.25	0.30	L1	0.00	—	0.15
D		5.00 BSC.		aaa	_	—	0.15
D2	3.20	3.30	3.40	bbb	_	—	0.15
е		0.50 BSC.		ddd	_	—	0.05
E		5.00 BSC.		eee	_	—	0.08

### Table 4.9. QFN-32 Package Dimensions

Notes:

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VGGD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



#### Table 5.10. ADC0 Electrical Characteristics

VDDA = 1.8 to 2.75 V, -40 to +125 °C, VREF = 1.5 V (REFSL=0) unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy				<u> </u>	
Resolution			12		bits
Integral Nonlinearity		—	±0.5	±3	LSB
Differential Nonlinearity	Guaranteed Monotonic	—	±0.5	±1	LSB
Offset Error <sup>1</sup>		-10	-1.6	10	LSB
Full Scale Error		-20	-4.2	20	LSB
Offset Temperature Coefficient		—	-2	—	ppm/°C
Dynamic performance (10 kHz s	sine-wave single-ended inpu	it, 1 dB b	elow Full	Scale, 200	ksps)
Signal-to-Noise Plus Distortion		63	66	—	dB
Total Harmonic Distortion	Up to the 5th harmonic	—	81	—	dB
Spurious-Free Dynamic Range		_	-82	—	dB
Conversion Rate					
SAR Conversion Clock			_	3.6	MHz
Conversion Time in SAR Clocks <sup>2</sup>		13	—	—	clocks
Track/Hold Acquisition Time <sup>3</sup>	VDDA <u>&gt;</u> 2.0 V VDDA < 2.0 V	1.5 3.5	—	—	μs
Throughput Rate <sup>4</sup>	VDDA <u>&gt;</u> 2.0 V	—	—	200	ksps
Analog Inputs			1	.11	
ADC Input Voltage Range <sup>5</sup>	gain = 1.0 (default) gain = n	0 0	—	VREF VREF / n	V
Absolute Pin Voltage with respect to GND		0	_	V <sub>IO</sub>	V
Sampling Capacitance			29	—	pF
Input Multiplexer Impedance		_	5	—	kΩ
Power Specifications	·				
Power Supply Current (VDDA supplied to ADC0)	Operating Mode, 200 ksps	_	1100	1500	μA
Burst Mode (Idle)			1100	1500	μΑ
Power-On Time		5			μs
Power Supply Rejection Ratio			-60		mV/V

Notes:

1. Represents one standard deviation from the mean. Offset and full-scale error can be removed through calibration.

2. An additional 2 FCLK cycles are required to start and complete a conversion

**3.** Additional tracking time may be required depending on the output impedance connected to the ADC input. See Section "6.2.1. Settling Time Requirements" on page 59

4. An increase in tracking time will decrease the ADC throughput.

5. See Section "6.3. Selectable Gain" on page 60 for more information about the setting the gain.



## 6.2. Output Code Formatting

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from 0 to  $V_{REF} \times 4095/4096$ . Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to 0. Example codes are shown below for both right-justified and left-justified data.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 4095/4096	0x0FFF	0xFFF0
VREF x 2048/4096	0x0800	0x8000
VREF x 2047/4096	0x07FF	0x7FF0
0	0x0000	0x0000

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, or 16 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0CF register. The value must be right-justified (AD0LJST = 0), and unused bits in the ADC0H and ADC0L registers are set to 0. The following example shows right-justified codes for repeat counts greater than 1. Notice that accumulating  $2^n$  samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.

Input Voltage	Repeat Count = 4	Repeat Count = 8	Repeat Count = 16
V <sub>REF</sub> x 4095/4096	0x3FFC	0x7FF8	0xFFF0
V <sub>REF</sub> x 2048/4096	0x2000	0x4000	0x8000
V <sub>REF</sub> x 2047/4096	0x1FFC	0x3FF8	0x7FF0
0	0x0000	0x0000	0x0000

### 6.2.1. Settling Time Requirements

A minimum tracking time is required before an accurate conversion is performed. This tracking time is determined by any series impedance, including the AMUX0 resistance, the ADC0 sampling capacitance, and the accuracy required for the conversion.

Figure 6.5 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 6.1. When measuring the Temperature Sensor output, use the tracking time specified in Table 5.11 on page 52. When measuring  $V_{DD}$  with respect to GND,  $R_{TO-TAL}$  reduces to  $R_{MUX}$ . See Table 5.10 for ADC0 minimum settling time requirements as well as the mux impedance and sampling capacitor values.

$$t = ln\left(\frac{2^{n}}{SA}\right) \times R_{TOTAL}C_{SAMPLE}$$

## Equation 6.1. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (10).



## SFR Definition 6.8. ADC0TK: ADC0 Tracking Mode Select

Bit	7	6	5	4	3	2	1	0
Name		AD0PV	VR[3:0]		AD0TM[1:0]		AD0TK[1:0]	
Туре		R/	W		R/	W	R/	W
Reset	1	1	1	1	1	1	1	1

SFR Address = 0xBA; SFR Page = 0x00;

Bit	Name	Function
7:4	AD0PWR[3:0]	ADC0 Burst Power-Up Time. For BURSTEN = 0: ADC0 Power state controlled by AD0EN For BURSTEN = 1, AD0EN = 1: ADC0 remains enabled and does not enter the very low power state For BURSTEN = 1, AD0EN = 0: ADC0 enters the very low power state and is enabled after each convert start signal. The Power-Up time is programmed accord- ing the following equation: $AD0PWR = \frac{Tstartup}{200ns} - 1$ or Tstartup = (AD0PWR + 1)200ns
3:2	AD0TM[1:0]	ADC0 Tracking Mode Enable Select Bits. 00: Reserved. 01: ADC0 is configured to Post-Tracking Mode. 10: ADC0 is configured to Pre-Tracking Mode. 11: ADC0 is configured to Dual Tracking Mode.
1:0	AD0TK[1:0]	ADC0 Post-Track Time. 00: Post-Tracking time is equal to 2 SAR clock cycles + 2 FCLK cycles. 01: Post-Tracking time is equal to 4 SAR clock cycles + 2 FCLK cycles. 10: Post-Tracking time is equal to 8 SAR clock cycles + 2 FCLK cycles. 11: Post-Tracking time is equal to 16 SAR clock cycles + 2 FCLK cycles.

## 6.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.



# SFR Definition 11.6. PSW: Program Status Word

Bit	7	6	5	4	3	2	1	0		
Nam	e CY	AC	F0	RS	[1:0]	OV	F1	PARITY		
Туре	R/W	R/W	R/W	R	/W	R/W	R/W	R		
Rese	et O	0	0	0	0	0	0	0		
SFR /	Address = 0	xD0; SFR Page	e = All Pages	s; Bit-Addres	sable		1			
Bit	Name				Function					
7	CY	Carry Flag.								
		This bit is set row (subtraction	when the las on). It is clea	st arithmetic ared to logic	operation re 0 by all othe	esulted in a cateria and a A cateria and a	arry (additior operations.	n) or a bor-		
6	AC	Auxiliary Car	ry Flag.							
		This bit is set to borrow from (sometic operation)	This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.							
5	F0	User Flag 0.								
		This is a bit-ad	ddressable,	general purp	ose flag for	use under so	oftware conti	ol.		
4:3	RS[1:0]	Register Ban	k Select.							
		These bits sel	ect which re	gister bank i	s used durir	ng register ac	cesses.			
		00: Bank 0, A	ddresses 0x	00-0x07 08-0x0E						
		10: Bank 2, A	ddresses 0x	10-0x17						
		11: Bank 3, Ad	11: Bank 3, Addresses 0x18-0x1F							
2	OV	Overflow Flag	g.							
		This bit is set	to 1 under th	ne following	circumstanc	es:				
		■ An ADD, A	DDC, or SU	BB instruction	on causes a	sign-change	overflow.			
		<ul> <li>A MOL INST</li> <li>A DIV instr</li> </ul>	uction cause	es a divide-h	v-zero cond	lition	an 200).			
		The OV bit is	cleared to 0	by the ADD	, ADDC, SU	BB, MUL, an	d DIV instrue	ctions in all		
		other cases.	other cases.							
1	F1	User Flag 1.	User Flag 1.							
		This is a bit-ad	ddressable,	general purp	oose flag for	use under so	oftware conti	ol.		
0	PARITY	Parity Flag.								
		This bit is set t if the sum is e	o logic 1 if thven.	ne sum of the	e eight bits ir	n the accumu	lator is odd a	and cleared		



# Table 13.3. Special Function Registers (Continued)

Register	Address	Description			
P4MDOUT	0xAF	Port 4 Output Mode Configuration	213		
PCA0CN	0xD8	PCA0 Control	327		
PCA0CPH0	0xFC	PCA0 Capture 0 High	332		
PCA0CPH1	0xEA	PCA0 Capture 1 High	332		
PCA0CPH2	0xEC	PCA0 Capture 2 High	332		
PCA0CPH3	0xEE	PCA0 Capture 3 High	332		
PCA0CPH4	0xFE	PCA0 Capture 4 High	332		
PCA0CPH5	0xCF	PCA0 Capture 5 High	332		
PCA0CPL0	0xFB	PCA0 Capture 0 Low	332		
PCA0CPL1	0xE9	PCA0 Capture 1 Low	332		
PCA0CPL2	0xEB	PCA0 Capture 2 Low	332		
PCA0CPL3	0xED	PCA0 Capture 3 Low	332		
PCA0CPL4	0xFD	PCA0 Capture 4 Low	332		
PCA0CPL5	0xCE	PCA0 Capture 5 Low	332		
PCA0CPM0	0xDA	PCA0 Module 0 Mode Register	330		
PCA0CPM1	0xDB	PCA0 Module 1 Mode Register	330		
PCA0CPM2	0xDC	PCA0 Module 2 Mode Register	330		
PCA0CPM3	0xDD	PCA0 Module 3 Mode Register	330		
PCA0CPM4	0xDE	PCA0 Module 4 Mode Register	330		
PCA0CPM5	0xDF	PCA0 Module 5 Mode Register	330		
PCA0H	0xFA	PCA0 Counter High	331		
PCA0L	0xF9	PCA0 Counter Low	331		
PCA0MD	0xD9	PCA0 Mode	328		
PCA0PWM	0xD9	PCA0 PWM Configuration	329		
PCA1CN	0xD8	PCA1 Control	345		
PCA1CPH6	0xFC	PCA1 Capture 6 High	350		
PCA1CPH7	0xEA	PCA1 Capture 7 High	350		
PCA1CPH8	0xEC	PCA1 Capture 8 High	350		
PCA1CPH9	0xEE	PCA1 Capture 9 High	350		
PCA1CPH10	0xFE	PCA1 Capture 10 High	350		
PCA1CPH11	0xCF	PCA1 Capture 11 High	350		
PCA1CPL6	0xFB	PCA1 Capture 6 Low	350		
PCA1CPL7	0xE9	PCA1 Capture 7 Low	350		
PCA1CPL8	0xEB	PCA1 Capture 8 Low	350		
PCA1CPL9	0xED	PCA1 Capture 9 Low	350		
PCA1CPL10	0xFD	PCA1 Capture 10 Low	350		



# SFR Definition 14.2. IP: Interrupt Priority

Bit	7	6         5         4         3         2         1         0									
Nam	е	PSPI0	PSPI0 PT2 PS0 PT1 PX1 PT0 PX0								
Туре	Type     R     R/W     R/W     R/W     R/W							R/W			
Rese	set 1 0 0 0 0 0 0 0							0			
SFR A	Address = 0	xB8; Bit-Addres	B8; Bit-Addressable; SFR Page = All Pages								
Bit	Name				Function						
7	Unused	Read = 1b, W	rite = Don't (	Care.							
6	PSPI0	Serial Periph	eral Interfac	ce (SPI0) Int	errupt Prior	ity Control.					
		This bit sets th	ne priority of	the SPI0 int	errupt.						
		0: SPI0 interru	ipt set to low ipt set to hig	/ priority leve	el.						
5	PT2	Timer 2 Inter	upt Priority	Control							
		This bit sets th	ne priority of	the Timer 2	interrupt.						
		0: Timer 2 inte	rrupt set to	low priority le	evel.						
		1: Timer 2 inte	errupt set to	high priority	level.						
4	PS0	UART0 Interr	upt Priority	Control.							
		This bit sets th	e priority of	the UART0	interrupt.						
		1: UART0 inte	rrupt set to I	high priority	level.						
3	PT1	Timer 1 Inter	upt Priority	Control.							
		This bit sets th	ne priority of	the Timer 1	interrupt.						
		0: Timer 1 inte	rrupt set to	low priority le	evel.						
	DV4				ievei.						
2	PX1	External Intel	rupt 1 Prio	the External	I Interrunt 1 i	ntorrunt					
		0: External Int	errupt 1 set	to low priorit	y level.	menupi.					
		1: External Int	1: External Interrupt 1 set to high priority level.								
1	PT0	Timer 0 Interi	upt Priority	Control.							
	This bit sets the priority of the Timer 0 interrupt.										
		<ul> <li>I imer 0 interrupt set to low priority level.</li> <li>1: Timer 0 interrupt set to high priority level.</li> </ul>									
0	PX0	External Inter	rupt 0 Prio	rity Control							
		This bit sets th	ne priority of	the Externa	I Interrupt 0 i	nterrupt.					
		0: External Int	errupt 0 set	to low priorit	y level.	·					
	1: External Interrupt 0 set to high priority level.										



# 14.3. External Interrupts INT0 and INT1

The INTO and INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INTO Polarity) and IN1PL (INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "27.1. Timer 0 and Timer 1" on page 287) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

INT0 and INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 14.7). Note that INT0 and INT0 Port pin assignments are independent of any Crossbar assignments. INT0 and INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INT0 and/or INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "20.3. Priority Crossbar Decoder" on page 192 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



The CAN controller clock must be less than or equal to 25 MHz. If the CIP-51 system clock is above 25 MHz, the divider in the CAN0CFG register must be set to divide the CAN controller clock down to an appropriate speed.

#### 22.1.2. CAN Register Access

The CAN controller clock divider selected in the CAN0CFG SFR affects how the CAN registers can be accessed. If the divider is set to 1, then a CAN SFR can immediately be read after it is written. If the divider is set to a value other than 1, then a read of a CAN SFR that has just been written must be delayed by a certain number of cycles. This delay can be performed using a NOP or some other instruction that does not attempt to read the register. This access limitation applies to read and read-modify-write instructions that occur immediately after a write. The full list of affected instructions is ANL, ORL, MOV, XCH, and XRL.

For example, with the CAN0CFG divider set to 1, the CAN0CN SFR can be accessed as follows:

MOV	CANOCN, #041	;	Enable access	to	Bit	Timing	Register
MOV	R7, CANOCN	;	Copy CANOCN to	R7	7		

With the CAN0CFG divider set to /2, the same example code requires an additional NOP:

MOV	CAN0CN,	#041	;	Ena	ble	acces	ss t	to 1	Bit	Timing	g Reg	gister
NOP			;	Wai	t fo	or wr	ite	to	con	nplete		
MOV	R7, CANO	CN	;	Сор	y CZ	NOCN	to	R7				
						-						

The number of delay cycles required is dependent on the divider setting. With a divider of 2, the read must wait for 1 system clock cycle. With a divider of 4, the read must wait 3 system clock cycles, and with the divider set to 8, the read must wait 7 system clock cycles. The delay only needs to be applied when reading the same register that was written. The application can write and read other CAN SFRs without any delay.

#### 22.1.3. Example Timing Calculation for 1 Mbit/Sec Communication

This example shows how to configure the CAN controller timing parameters for a 1 Mbit/Sec bit rate. Table 18.1 shows timing-related system parameters needed for the calculation.

Parameter	Value	Description
CIP-51 system clock (SYSCLK)	24 MHz	Internal Oscillator Max
CAN controller clock (fsys)	24 MHz	CAN0CFG divider set to 1
CAN clock period (tsys)	41.667 ns	Derived from 1/fsys
CAN time quantum (tq)	41.667 ns	Derived from tsys x BRP <sup>1,2</sup>
CAN bus length	10 m	5 ns/m signal delay between CAN nodes
Propogation delay time <sup>3</sup>	400 ns	2 x (transceiver loop delay + bus line delay)

### Table 22.1. Background System Information

Notes

1. The CAN time quantum is the smallest unit of time recognized by the CAN controller. Bit timing parameters are specified in integer multiples of the time quantum.

- 2. The Baud Rate Prescaler (BRP) is defined as the value of the BRP Extension Register plus 1. The BRP extension register has a reset value of 0x0000. The BRP has a reset value of 1.
- 3. Based on an ISO-11898 compliant transceiver. CAN does not specify a physical layer.

Each bit transmitted on a CAN network has 4 segments (Sync\_Seg, Prop\_Seg, Phase\_Seg1, and Phase\_Seg2), as shown in Figure 18.3. The sum of these segments determines the CAN bit time (1/bit rate). In this example, the desired bit rate is 1 Mbit/sec; therefore, the desired bit time is 1000 ns.



Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 23.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time
0	T <sub>low</sub> – 4 system clocks	3 system clocks
	or	
	1 system clock + s/w delay*	
1	11 system clocks	12 system clocks
*Note: Setup Tim software a ACK is wi that define	ne for ACK bit transmissions and the acknowledgement, the s/w delay occ ritten and when SI is cleared. Note th es the outgoing ACK value, s/w dela	MSB of all data transfers. When using curs between the time SMB0DAT or nat if SI is cleared in the same write y is zero.

Table 23.2. Minimum SDA Setup and Hold Times

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "23.3.4. SCL Low Timeout" on page 241). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 23.4).



### 23.5.1. Write Sequence (Master)

During a write sequence, an SMBus master writes data to a slave device. The master in this transfer will be a transmitter during the address byte, and a transmitter during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 23.5 shows a typical master write sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that all of the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.



Figure 23.5. Typical Master Write Sequence



# SFR Definition 25.1. SCON1: Serial Port 1 Control

Bit	7	6	5	4	3	2	1	0
Name	S1MODE		MCE1	REN1	TB81	RB81	TI1	RI1
Туре	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	0	0	0	0

SFR Address = 0x98; SFR Page = 0x10; Bit-Addressable

Bit	Name	Function
7	S1MODE	Serial Port 1 Operation Mode. Selects the UART1 Operation Mode. 0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate.
6	Unused	Read = 1b, Write = Don't Care.
5	MCE1	<ul> <li>Multiprocessor Communication Enable.</li> <li>The function of this bit is dependent on the Serial Port 1 Operation Mode:</li> <li>Mode 0: Checks for valid stop bit.</li> <li>0: Logic level of stop bit is ignored.</li> <li>1: RI1 will only be activated if stop bit is logic level 1.</li> <li>Mode 1: Multiprocessor Communications Enable.</li> <li>0: Logic level of ninth bit is ignored.</li> <li>1: RI1 is set and an interrupt is generated only when the ninth bit is logic 1.</li> </ul>
4	REN1	Receive Enable. 0: UART1 reception disabled. 1: UART1 reception enabled.
3	TB81	Ninth Transmission Bit. The logic level of this bit will be sent as the ninth transmission bit in 9-bit UART Mode (Mode 1). Unused in 8-bit mode (Mode 0).
2	RB81	<b>Ninth Receive Bit.</b> RB81 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the 9th data bit in Mode 1.
1	TI1	<b>Transmit Interrupt Flag.</b> Set by hardware when a byte of data has been transmitted by UART1 (after the 8th bit in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART1 interrupt is enabled, setting this bit causes the CPU to vector to the UART1 interrupt service routine. This bit must be cleared manually by software.
0	RI1	<b>Receive Interrupt Flag.</b> Set to '1' by hardware when a byte of data has been received by UART1 (set at the STOP bit sampling time). When the UART1 interrupt is enabled, setting this bit to '1' causes the CPU to vector to the UART1 interrupt service routine. This bit must be cleared manually by software.



# SFR Definition 25.2. SBUF1: Serial (UART1) Port Data Buffer

Bit	7	6	5	4	3	2	1	0	
Name	SBUF1[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	
SFR Ad	SFR Address = 0x99; SFR Page = 0x10								

Bit	Name	Function
7:0	SBUF1[7:0]	Serial Data Buffer Bits 7–0 (MSB–LSB)
		This SFR accesses two registers; a transmit shift register and a receive latch register. When data is written to SBUF1, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUF1 initiates the transmission. A read of SBUF1 returns the contents of the receive latch.



270

## 26.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 26.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 26.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 26.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



# SFR Definition 27.3. TMOD: Timer Mode

Bit	7	6	5	4	3	2	1	0			
Name	GATE1	C/T1	T1M	[1:0]	GATE0	C/T0	том	[1:0]			
Туре	R/W	R/W	R/	W	R/W	R/W	R/W				
Rese	t 0	0	0	0	0	0	0 0				
SFR A	ddress = 0x8	9; SFR Page	= All Pages				L. L				
Bit	Bit Name Function										
7	GATE1	Timer 1 Ga 0: Timer 1 e 1: Timer 1 e register IT0	<b>Fimer 1 Gate Control.</b> ): Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level. I: Timer 1 enabled only when TR1 = 1 AND INT1 is active as defined by bit IN1PL in register IT01CF (see SFR Definition 14.7).								
6	C/T1	Counter/Tin 0: Timer: Tir 1: Counter:	Counter/Timer 1 Select. 0: Timer: Timer 1 incremented by clock defined by T1M bit in register CKCON. 1: Counter: Timer 1 incremented by high-to-low transitions on external pin (T1).								
5:4	T1M[1:0]	Timer 1 Mo These bits s 00: Mode 0, 01: Mode 1, 10: Mode 2, 11: Mode 3,	Timer 1 Mode Select.         These bits select the Timer 1 operation mode.         00: Mode 0, 13-bit Counter/Timer         01: Mode 1, 16-bit Counter/Timer         10: Mode 2, 8-bit Counter/Timer with Auto-Reload         11: Mode 3, Timer 1 Inactive								
3	GATE0	Timer 0 Ga 0: Timer 0 e 1: Timer 0 e register IT0	<b>Timer 0 Gate Control.</b> 0: Timer 0 enabled when TR0 = 1 irrespective of INTO logic level. 1: Timer 0 enabled only when TR0 = 1 AND INTO is active as defined by bit INOPL in register IT01CF (see SFR Definition 14.7).								
2	C/T0	Counter/Tin 0: Timer: Tir 1: Counter:	Counter/Timer 0 Select. 0: Timer: Timer 0 incremented by clock defined by T0M bit in register CKCON. 1: Counter: Timer 0 incremented by high-to-low transitions on external pin (T0).								
1:0	T0M[1:0]	Timer 0 Mode Select. These bits select the Timer 0 operation mode. 00: Mode 0, 13-bit Counter/Timer 01: Mode 1, 16-bit Counter/Timer 10: Mode 2, 8-bit Counter/Timer with Auto-Reload 11: Mode 3, Two 8-bit Counter/Timers									





Figure 28.11. PCA0 Module 5 with Watchdog Timer Enabled

Note that the 8-bit offset held in PCA0CPH5 is compared to the upper byte of the 16-bit PCA0 counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA0 clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA0 clocks) by Equation 28.5, where PCA0L is the value of the PCA0L register at the time of the update.

Offset =  $(256 \times PCA0CPL5) + (256 - PCA0L)$ 

### Equation 28.5. Watchdog Timer Offset in PCA0 Clocks

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH5 and PCA0H. Software may force a WDT reset by writing a 1 to the CCF5 flag (PCA0CN.5) while the WDT is enabled.

### 28.4.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a 0 to the WDTE bit.
- Select the desired PCA0 clock source (with the CPS2–CPS0 bits).
- Load PCA0CPL5 with the desired WDT update offset value.
- Configure the PCA0 Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to 1.
- Reset the WDT timer by writing to PCA0CPH5.



#### 29.3.5.2. 9/10/11-bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 9/10/11-bit PWM mode should be varied by writing to an "Auto-Reload" Register, which is dual-mapped into the PCA1CPHn and PCA1CPLn register locations. The data written to define the duty cycle should be right-justified in the registers. The auto-reload registers are accessed (read or written) when the bit ARSEL1 in PCA1PWM is set to 1. The capture/compare registers are accessed when ARSEL1 is set to 0.

When the least-significant N bits of the PCA1 counter match the value in the associated module's capture/compare register (PCA1CPn), the output on CEXn is asserted high. When the counter overflows from the Nth bit, CEXn is asserted low (see Figure 29.9). Upon an overflow from the Nth bit, the COVF1 flag is set, and the value stored in the module's auto-reload register is loaded into the capture/compare register. The value of N is determined by the CLSEL1 bits in register PCA1PWM.

The 9, 10 or 11-bit PWM mode is selected by setting the ECOM1n and PWM1n bits in the PCA1CPMn register, and setting the CLSEL1 bits in register PCA1PWM to the desired cycle length (other than 8-bits). If the MAT1n bit is set to 1, the CCFn flag for the module will be set each time a comparator match (rising edge) occurs. The COVF1 flag in PCA1PWM can be used to detect the overflow (falling edge), which will occur every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) PCA1 clock cycles. The duty cycle for 9/10/11-Bit PWM Mode is given in Equation 29.2, where N is the number of bits in the PWM cycle.

**Important Note About PCA1CPHn and PCA1CPLn Registers**: When writing a 16-bit value to the PCA1CPn registers, the low byte should always be written first. Writing to PCA1CPLn clears the ECOM1n bit to 0; writing to PCA1CPHn sets ECOM1n to 1.

Duty Cycle = 
$$\frac{(2^{N} - PCA1CPn)}{2^{N}}$$

Write to PCA1CPI r PCA1PWM R/W when (Auto-Reload) ARSEL1 = Rese PCA1CPH<sup>·</sup>I n (right-justified) Write to PCA1CPHn R/W when (Capture/Compare) ARSEL1 = 0Set "N" bits PCA1CPH:Ln 01 = 9 bits (right-justified 10 = 10 bits 11 = 11 bits Enable CEXn match SET s Q Port I/O N-bit Comparator Crossbar  $R \ CLR \ \overline{Q}$ PCA1 Timebase PCA1H:L Overflow of N<sup>th</sup> Bit

Equation 29.3. 9, 10, and 11-Bit PWM Duty Cycle

A 0% duty cycle may be generated by clearing the ECOM1n bit to 0.

Figure 29.9. PCA1 9, 10 and 11-Bit PWM Mode Diagram

