




Welcome to [E-XFL.COM](#)

**[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

**[Embedded - Microcontrollers - Application Specific](#)** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.


**What Are [Embedded - Microcontrollers - Application Specific](#)?**

Application specific microcontrollers are engineered to

#### Details

|                         |                                                                                                                                                                         |
|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                                                  |
| Applications            | USB 3.0 Hub Controller                                                                                                                                                  |
| Core Processor          | ARM® Cortex®-M0                                                                                                                                                         |
| Program Memory Type     | ROM (32kB)                                                                                                                                                              |
| Controller Series       | CYUSB                                                                                                                                                                   |
| RAM Size                | 16K x 8                                                                                                                                                                 |
| Interface               | I <sup>2</sup> C                                                                                                                                                        |
| Number of I/O           | 10                                                                                                                                                                      |
| Voltage - Supply        | 1.14V ~ 1.26V, 2.5V ~ 2.7V, 3V ~ 3.6V                                                                                                                                   |
| Operating Temperature   | 0°C ~ 70°C                                                                                                                                                              |
| Mounting Type           | Surface Mount                                                                                                                                                           |
| Package / Case          | 68-VFQFN Exposed Pad                                                                                                                                                    |
| Supplier Device Package | 68-QFN (8x8)                                                                                                                                                            |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cyusb3302-68ltxct">https://www.e-xfl.com/product-detail/infineon-technologies/cyusb3302-68ltxct</a> |

## Block Diagram



## Contents

|                                       |           |                                                      |           |
|---------------------------------------|-----------|------------------------------------------------------|-----------|
| <b>Architecture Overview</b> .....    | <b>4</b>  | <b>EMI</b> .....                                     | <b>31</b> |
| SS Hub Controller .....               | 4         | <b>ESD</b> .....                                     | <b>31</b> |
| USB 2.0 Hub Controller .....          | 4         | <b>Absolute Maximum Ratings</b> .....                | <b>32</b> |
| CPU .....                             | 4         | <b>Electrical Specifications</b> .....               | <b>32</b> |
| I2C Interface .....                   | 4         | DC Electrical Characteristics .....                  | 32        |
| Port Controller .....                 | 4         | Power Consumption .....                              | 33        |
| <b>Applications</b> .....             | <b>4</b>  | <b>Ordering Information</b> .....                    | <b>34</b> |
| <b>HX3 Product Options</b> .....      | <b>5</b>  | Ordering Code Definitions .....                      | 35        |
| <b>Product Features</b> .....         | <b>6</b>  | <b>Packaging</b> .....                               | <b>36</b> |
| Shared Link .....                     | 6         | <b>Package Diagrams</b> .....                        | <b>37</b> |
| Ghost Charge .....                    | 6         | <b>Acronyms</b> .....                                | <b>39</b> |
| Vendor-Command Support .....          | 7         | <b>Reference Documents</b> .....                     | <b>39</b> |
| ACA-Dock Support .....                | 7         | <b>Document Conventions</b> .....                    | <b>39</b> |
| <b>Pin Information</b> .....          | <b>8</b>  | Units of Measure .....                               | 39        |
| <b>System Interfaces</b> .....        | <b>24</b> | <b>Silicon Revision History</b> .....                | <b>40</b> |
| Upstream Port (US) .....              | 24        | Method of Identification .....                       | 40        |
| Downstream Ports (DS1, 2, 3, 4) ..... | 24        | <b>Document History Page</b> .....                   | <b>41</b> |
| Communication Interfaces (I2C) .....  | 24        | <b>Sales, Solutions, and Legal Information</b> ..... | <b>42</b> |
| Oscillator .....                      | 24        | Worldwide Sales and Design Support .....             | 42        |
| GPIOs .....                           | 24        | Products .....                                       | 42        |
| Power Control .....                   | 24        | PSoC@Solutions .....                                 | 42        |
| Reset .....                           | 24        | Cypress Developer Community .....                    | 42        |
| Configuration Mode Select .....       | 24        | Technical Support .....                              | 42        |
| Configuration Options .....           | 24        |                                                      |           |

## Architecture Overview

The [Block Diagram on page 2](#) shows the HX3 architecture. HX3 consists of two independent hub controllers (SS and USB 2.0), the Cortex-M0 CPU subsystem, an I<sup>2</sup>C interface, and port controller blocks.

### SS Hub Controller

This block supports the SS hub functionality based on the USB 3.0 specification. The SS hub controller supports the following:

- SS link power management (U0, U1, U2, U3 states)
- Full-duplex data transmission

### USB 2.0 Hub Controller

This block supports the LS, FS, and HS hub functionalities. It includes the repeater, frame timer, and four transaction translators.

The USB 2.0 hub controller block supports the following:

- USB 2.0 link power management (L0, L1, L2, L3 states)
- Suspend, resume, and remote wake-up signaling
- Multi-TT (one TT for each DS port)

### CPU

The ARM Cortex-M0 CPU subsystem is used for the following functions:

- System configuration and initialization
- Battery charging control
- Vendor-specific commands for the USB-to-I<sup>2</sup>C bridge
- String-descriptor support
- Suspend status indicator
- Shared Link support in embedded systems

### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface in HX3 supports the following:

- I<sup>2</sup>C Slave, Master, and Multi-master configurations
  - Configure HX3 by an external I<sup>2</sup>C master in I<sup>2</sup>C slave mode
  - Configure HX3 from an I<sup>2</sup>C EEPROM
  - Multi-master mode to share EEPROM with other I<sup>2</sup>C masters
- In-System Programming of the I<sup>2</sup>C EEPROM from HX3's US port

### Port Controller

The port controller block controls DS port power to comply with the BC v1.2 and USB 3.0 specifications. This block also controls the US port power in the ACA-Dock mode. Control signals for external power switches are implemented within the chip. HX3 controls the external power switches at power-on to reduce in-rush current.


The port controller block supports the following:

- Overcurrent detection
- SS and USB 2.0 port indicators for each DS port
- Ganged and individual power control modes
- Automatic port numbering based on active ports

## Applications

- Standalone hubs
- PC and tablet motherboards
- Docking station
- Hand-held cradles
- Monitors
- Digital TVs
- Set-top boxes
- Printers

**Figure 7. HX3 68-Pin QFN 4-Port Pinout**



**Figure 8. HX3 100-Ball BGA Pinout for CYUSB3302**

|           |               |                |                 |                 |             |           |           |           |            |
|-----------|---------------|----------------|-----------------|-----------------|-------------|-----------|-----------|-----------|------------|
| <b>A1</b> | <b>A2</b>     | <b>A3</b>      | <b>A4</b>       | <b>A5</b>       | <b>A6</b>   | <b>A7</b> | <b>A8</b> | <b>A9</b> | <b>A10</b> |
| NC        | NC            | NC             | AVDD33          | DS2_DM          | DS2_DP      | AVDD33    | US_DM     | US_DP     | AVDD12     |
| <b>B1</b> | <b>B2</b>     | <b>B3</b>      | <b>B4</b>       | <b>B5</b>       | <b>B6</b>   | <b>B7</b> | <b>B8</b> | <b>B9</b> | <b>B10</b> |
| NC        | NC            | NC             | VDD_IO          | VSS             | AVDD33      | NC        | NC        | NC        | DVDD12     |
| <b>C1</b> | <b>C2</b>     | <b>C3</b>      | <b>C4</b>       | <b>C5</b>       | <b>C6</b>   | <b>C7</b> | <b>C8</b> | <b>C9</b> | <b>C10</b> |
| US_TXM    | NC            | NC             | NC              | NC              | VSS         | DS1_DP    | DS1_DM    | AVDD12    | DS1_RXM    |
| <b>D1</b> | <b>D2</b>     | <b>D3</b>      | <b>D4</b>       | <b>D5</b>       | <b>D6</b>   | <b>D7</b> | <b>D8</b> | <b>D9</b> | <b>D10</b> |
| US_TXP    | NC            | NC             | DVDD12          | VSS             | DVDD12      | VSS       | DVDD12    | VSS       | DS1_RXP    |
| <b>E1</b> | <b>E2</b>     | <b>E3</b>      | <b>E4</b>       | <b>E5</b>       | <b>E6</b>   | <b>E7</b> | <b>E8</b> | <b>E9</b> | <b>E10</b> |
| DVDD12    | RREF_US<br>B2 | NC             | NC              | XTL_IN          | XTL_OUT     | VDD_IO    | DS1_TXM   | VSS       | DVDD12     |
| <b>F1</b> | <b>F2</b>     | <b>F3</b>      | <b>F4</b>       | <b>F5</b>       | <b>F6</b>   | <b>F7</b> | <b>F8</b> | <b>F9</b> | <b>F10</b> |
| US_RXM    | VSS           | AVDD33         | MODE_SE<br>L[1] | DVDD12          | OVRCUR<br>R | RESETN    | DS1_TXP   | AVDD12    | DS2_RXP    |
| <b>G1</b> | <b>G2</b>     | <b>G3</b>      | <b>G4</b>       | <b>G5</b>       | <b>G6</b>   | <b>G7</b> | <b>G8</b> | <b>G9</b> | <b>G10</b> |
| US_RXP    | VBUS_DS       | SUSPEND        | RESERVE<br>D1   | MODE_SE<br>L[0] | VDD_IO      | PWR_EN    | I2C_DATA  | VSS       | DS2_RXM    |
| <b>H1</b> | <b>H2</b>     | <b>H3</b>      | <b>H4</b>       | <b>H5</b>       | <b>H6</b>   | <b>H7</b> | <b>H8</b> | <b>H9</b> | <b>H10</b> |
| AVDD12    | VBUS_US       | VDD_EFUS<br>SE | RESERVE<br>D2   | RREF_SS         | VSS         | DS2_TXM   | DS2_TXP   | NC        | AVDD12     |
| <b>J1</b> | <b>J2</b>     | <b>J3</b>      | <b>J4</b>       | <b>J5</b>       | <b>J6</b>   | <b>J7</b> | <b>J8</b> | <b>J9</b> | <b>J10</b> |
| VSS       | AVDD12        | VSS            | GPIO            | NC              | I2C_CLK     | NC        | NC        | VSS       | NC         |
| <b>K1</b> | <b>K2</b>     | <b>K3</b>      | <b>K4</b>       | <b>K5</b>       | <b>K6</b>   | <b>K7</b> | <b>K8</b> | <b>K9</b> | <b>K10</b> |
| NC        | NC            | DVDD12         | NC              | NC              | NC          | NC        | NC        | DVDD12    | NC         |

**Table 2. 68-Pin QFN, 100-Ball BGA Pinout for CYUSB3302 and CYUSB3304 (continued)**

| Pin Name                             |           | Type | 68-QFN Pin#                  | 100-BGA Ball #                                 | Description                                                                                                                                                                            |
|--------------------------------------|-----------|------|------------------------------|------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CYUSB3302                            | CYUSB3304 |      |                              |                                                |                                                                                                                                                                                        |
| RESERVED1                            |           | I/O  | 21                           | G4                                             | This pin must be pulled HIGH using a 10 k $\Omega$ to VDD_IO.                                                                                                                          |
| RESERVED2                            |           | I    | 22                           | H4                                             | This pin must be pulled HIGH using a 10 k $\Omega$ to VDD_IO.                                                                                                                          |
| <b>Mode Select, Clock, and Reset</b> |           |      |                              |                                                |                                                                                                                                                                                        |
| MODE_SEL[0]                          |           | I    | 23                           | G5                                             | Device operation mode select bit 0; refer to <a href="#">Table 5</a> on page 24                                                                                                        |
| MODE_SEL[1]                          |           | I    | 24                           | F4                                             | Device operation mode select bit 1; refer to <a href="#">Table 5</a> on page 24                                                                                                        |
| XTL_OUT                              |           | A    | 54                           | E6                                             | Crystal out                                                                                                                                                                            |
| XTL_IN                               |           | A    | 55                           | E5                                             | Crystal in                                                                                                                                                                             |
| RESETN                               |           | I    | 31                           | F7                                             | Active LOW reset input                                                                                                                                                                 |
| I2C_CLK                              |           | I/O  | 32                           | J6                                             | I <sup>2</sup> C clock                                                                                                                                                                 |
| I2C_DATA                             |           | I/O  | 33                           | G8                                             | I <sup>2</sup> C data                                                                                                                                                                  |
| SUSPEND                              |           | I/O  | 20                           | G3                                             | Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state. |
| <b>Power and Ground</b>              |           |      |                              |                                                |                                                                                                                                                                                        |
| VDD_EFUSE                            |           | PWR  | 19                           | H3                                             | 1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.                                                                                                      |
| AVDD12                               |           | PWR  | 10, 16, 34, 46, 52, 53       | A10, C9, F9, H1, H10, J2                       | 1.2 V analog supply                                                                                                                                                                    |
| GND                                  |           | PWR  | 40                           | B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9 | GND pin                                                                                                                                                                                |
| DVDD12                               |           | PWR  | 1, 3, 7, 13, 27, 37, 43, 49, | B10, D4, D6, D8, E1, E10, F5, K3, K9           | 1.2 V core supply                                                                                                                                                                      |
| VBUS_US                              |           | PWR  | 17                           | H2                                             | This pin must be connected to VBUS from US port                                                                                                                                        |
| VBUS_DS                              |           | PWR  | 18                           | G2                                             | This pin is used to power the Apple-charging circuit in HX3. For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.                |
| AVDD33                               |           | PWR  | 4, 56, 61, 66                | A4, A7, B6, F3                                 | 3.3 V analog supply                                                                                                                                                                    |
| VDD_IO                               |           | PWR  | 28                           | B4, E7, G6                                     | 3.3 V I/O supply                                                                                                                                                                       |
| <b>USB Precision Resistors</b>       |           |      |                              |                                                |                                                                                                                                                                                        |
| RREF_USB2                            |           | A    | 2                            | E2                                             | Connect pin to a precision resistor (6.04 k $\Omega$ $\pm$ 1%) to generate a current reference for USB 2.0 PHY.                                                                        |
| RREF_SS                              |           | A    | 26                           | H5                                             | Connect pin to a precision resistor (200 $\Omega$ $\pm$ 1%) for SS PHY termination impedance calibration.                                                                              |

**Note**


4. These pins are Do Not Use (DNU); they must be left floating.

**Table 3. 68-Pin QFN, 100-Ball BGA Pinout for CYUSB2302 and CYUSB2304 (continued)**

| Pin Name                             |           | Type | 68-QFN Pin#                  | 100-BGA Ball #                                 | Description                                                                                                                                                                            |
|--------------------------------------|-----------|------|------------------------------|------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CYUSB2302                            | CYUSB2304 |      |                              |                                                |                                                                                                                                                                                        |
| RESERVED1                            |           | I/O  | 21                           | G4                                             | This pin must be pulled HIGH using a 10 k $\Omega$ to VDD_IO.                                                                                                                          |
| RESERVED2                            |           | I    | 22                           | H4                                             | This pin must be pulled HIGH using a 10 k $\Omega$ to VDD_IO.                                                                                                                          |
| <b>Mode Select, Clock, and Reset</b> |           |      |                              |                                                |                                                                                                                                                                                        |
| MODE_SEL[0]                          |           | I    | 23                           | G5                                             | Device operation mode select bit 0; refer to <a href="#">Table 5</a> on page 24                                                                                                        |
| MODE_SEL[1]                          |           | I    | 24                           | F4                                             | Device operation mode select bit 1; refer to <a href="#">Table 5</a> on page 24                                                                                                        |
| XTL_OUT                              |           | A    | 54                           | E6                                             | Crystal out                                                                                                                                                                            |
| XTL_IN                               |           | A    | 55                           | E5                                             | Crystal in                                                                                                                                                                             |
| RESETN                               |           | I    | 31                           | F7                                             | Active LOW reset input                                                                                                                                                                 |
| I2C_CLK                              |           | I/O  | 32                           | J6                                             | I <sup>2</sup> C clock                                                                                                                                                                 |
| I2C_DATA                             |           | I/O  | 33                           | G8                                             | I <sup>2</sup> C data                                                                                                                                                                  |
| SUSPEND                              |           | I/O  | 20                           | G3                                             | Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state. |
| <b>Power and Ground</b>              |           |      |                              |                                                |                                                                                                                                                                                        |
| VDD_EFUSE                            |           | PWR  | 19                           | H3                                             | 1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.                                                                                                      |
| AVDD12                               |           | PWR  | 10, 16, 34, 46, 52, 53       | A10, C9, F9, H1, H10, J2                       | 1.2 V analog supply                                                                                                                                                                    |
| GND                                  |           | PWR  | 40                           | B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9 | GND pin                                                                                                                                                                                |
| DVDD12                               |           | PWR  | 1, 3, 7, 13, 27, 37, 43, 49, | B10, D4, D6, D8, E1, E10, F5, K3, K9           | 1.2 V core supply                                                                                                                                                                      |
| VBUS_US                              |           | PWR  | 17                           | H2                                             | This pin must be connected to VBUS from US port                                                                                                                                        |
| VBUS_DS                              |           | PWR  | 18                           | G2                                             | This pin is used to power the Apple-charging circuit in HX3. For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.                |
| AVDD33                               |           | PWR  | 4, 56, 61, 66                | A4, A7, B6, F3                                 | 3.3 V analog supply                                                                                                                                                                    |
| VDD_IO                               |           | PWR  | 28                           | B4, E7, G6                                     | 3.3 V I/O supply                                                                                                                                                                       |
| <b>USB Precision Resistors</b>       |           |      |                              |                                                |                                                                                                                                                                                        |
| RREF_USB2                            |           | A    | 2                            | E2                                             | Connect pin to a precision resistor (6.04 k $\Omega$ $\pm$ 1%) to generate a current reference for USB 2.0 PHY.                                                                        |
| RREF_SS                              |           | A    | 26                           | H5                                             | Connect pin to a precision resistor (200 $\Omega$ $\pm$ 1%) for SS PHY termination impedance calibration.                                                                              |



**Figure 11. HX3 88-Pin QFN 4-Port Pinout**



**Figure 13. HX3 100-Ball BGA Pinout for CYUSB3314, CYUSB332x**

|                 |                |                |                 |                 |                 |                 |                 |                |            |
|-----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|------------|
| <b>A1</b>       | <b>A2</b>      | <b>A3</b>      | <b>A4</b>       | <b>A5</b>       | <b>A6</b>       | <b>A7</b>       | <b>A8</b>       | <b>A9</b>      | <b>A10</b> |
| DS3_PWR<br>EN   | DS4_DM         | DS4_DP         | AVDD33          | DS2_DM          | DS2_DP          | AVDD33          | US_DM           | US_DP          | AVDD12     |
| <b>B1</b>       | <b>B2</b>      | <b>B3</b>      | <b>B4</b>       | <b>B5</b>       | <b>B6</b>       | <b>B7</b>       | <b>B8</b>       | <b>B9</b>      | <b>B10</b> |
| DS2_OVR<br>CURR | DS2_PWR<br>EN  | DS3_AMB<br>ER  | VDD_IO          | VSS             | AVDD33          | DS3_OVR<br>CURR | DS3_GRE<br>EN   | DS3_LED<br>_SS | DVDD12     |
| <b>C1</b>       | <b>C2</b>      | <b>C3</b>      | <b>C4</b>       | <b>C5</b>       | <b>C6</b>       | <b>C7</b>       | <b>C8</b>       | <b>C9</b>      | <b>C10</b> |
| US_TXM          | DS1_AMB<br>ER  | DS2_LED<br>_SS | DS3_DP          | DS3_DM          | VSS             | DS1_DP          | DS1_DM          | AVDD12         | DS1_RXM    |
| <b>D1</b>       | <b>D2</b>      | <b>D3</b>      | <b>D4</b>       | <b>D5</b>       | <b>D6</b>       | <b>D7</b>       | <b>D8</b>       | <b>D9</b>      | <b>D10</b> |
| US_TXP          | DS1_LED<br>_SS | DS1_GRE<br>EN  | DVDD12          | VSS             | DVDD12          | VSS             | DVDD12          | VSS            | DS1_RXP    |
| <b>E1</b>       | <b>E2</b>      | <b>E3</b>      | <b>E4</b>       | <b>E5</b>       | <b>E6</b>       | <b>E7</b>       | <b>E8</b>       | <b>E9</b>      | <b>E10</b> |
| DVDD12          | RREF_US<br>B2  | DS2_GRE<br>EN  | DS2_AMB<br>ER   | XTL_IN          | XTL_OUT         | VDD_IO          | DS1_TXM         | VSS            | DVDD12     |
| <b>F1</b>       | <b>F2</b>      | <b>F3</b>      | <b>F4</b>       | <b>F5</b>       | <b>F6</b>       | <b>F7</b>       | <b>F8</b>       | <b>F9</b>      | <b>F10</b> |
| US_RXM          | VSS            | AVDD33         | MODE_SE<br>L[1] | DVDD12          | DS4_OVR<br>CURR | RESETN          | DS1_TXP         | AVDD12         | DS2_RXP    |
| <b>G1</b>       | <b>G2</b>      | <b>G3</b>      | <b>G4</b>       | <b>G5</b>       | <b>G6</b>       | <b>G7</b>       | <b>G8</b>       | <b>G9</b>      | <b>G10</b> |
| US_RXP          | VBUS_DS        | SUSPEND        | RESERVE<br>D1   | MODE_SE<br>L[0] | VDD_IO          | DS4_PWR<br>EN   | I2C_DATA        | VSS            | DS2_RXM    |
| <b>H1</b>       | <b>H2</b>      | <b>H3</b>      | <b>H4</b>       | <b>H5</b>       | <b>H6</b>       | <b>H7</b>       | <b>H8</b>       | <b>H9</b>      | <b>H10</b> |
| AVDD12          | VBUS_US        | VDD_EFU<br>SE  | DS4_LED<br>_SS  | RREF_SS         | VSS             | DS2_TXM         | DS2_TXP         | DS4_GRE<br>EN  | AVDD12     |
| <b>J1</b>       | <b>J2</b>      | <b>J3</b>      | <b>J4</b>       | <b>J5</b>       | <b>J6</b>       | <b>J7</b>       | <b>J8</b>       | <b>J9</b>      | <b>J10</b> |
| VSS             | AVDD12         | VSS            | DS4_AMB<br>ER   | US_PWR<br>EN    | I2C_CLK         | DS1_PWR<br>EN   | DS1_OVR<br>CURR | VSS            | DS3_RXM    |
| <b>K1</b>       | <b>K2</b>      | <b>K3</b>      | <b>K4</b>       | <b>K5</b>       | <b>K6</b>       | <b>K7</b>       | <b>K8</b>       | <b>K9</b>      | <b>K10</b> |
| DS4_TXP         | DS4_TXM        | DVDD12         | DS4_RXP         | DS4_RXM         | US_OVRC<br>URR  | DS3_TXP         | DS3_TXM         | DVDD12         | DS3_RXP    |

**Table 4. 88-Pin QFN, 100-Ball BGA Pinout for CYUSB331X and CYUSB332X (continued)**

| Pin Name                       |           | Type | Pin#                                   | Ball#                                                         | Description                                                                                                                                                                                                                                                                  |
|--------------------------------|-----------|------|----------------------------------------|---------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CYUSB3312                      | CYUSB3314 |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
|                                | CYUSB3324 |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
|                                | CYUSB3326 |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
|                                | CYUSB3328 |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
| SUSPEND                        |           | I/O  | 25                                     | G3                                                            | Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.                                                                                       |
| <b>Power and Ground</b>        |           |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
| VDD_EFUSE                      |           | PWR  | 24                                     | H3                                                            | 1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V                                                                                                                                                                                             |
| AVDD12                         |           | PWR  | 15, 21,<br>44, 56,<br>62, 67           | A10, C9,<br>F9, H1,<br>H10, J2                                | 1.2 V analog supply                                                                                                                                                                                                                                                          |
| GND                            |           | PWR  | 50                                     | B5, C6,<br>D5, D7,<br>D9, E9,<br>F2, G9,<br>H6, J1,<br>J3, J9 | GND pin                                                                                                                                                                                                                                                                      |
| DVDD12                         |           | PWR  | 8, 12,<br>18, 33,<br>47, 53,<br>59, 83 | B10, D4,<br>D6, D8,<br>E1, E10,<br>F5, K3,<br>K9              | 1.2 V core supply                                                                                                                                                                                                                                                            |
| VBUS_US                        |           | PWR  | 22                                     | H2                                                            | CYUSB3324/3328: Connect the VBUS_US pin to the local 5 V supply. If ACA-Dock mode is disabled using <a href="#">Configuration Options on page 24</a> , this pin must be connected to VBUS from US port. Other part numbers: This pin must be connected to VBUS from US port. |
| VBUS_DS                        |           | PWR  | 23                                     | G2                                                            | This pin is used to power the Apple-charging circuit in HX3. For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.                                                                                                      |
| AVDD33                         |           | PWR  | 9, 70,<br>75, 80                       | A4, A7,<br>B6, F3                                             | 3.3 V analog supply                                                                                                                                                                                                                                                          |
| VDD_IO                         |           | PWR  | 34, 66,<br>88                          | B4, E7,<br>G6                                                 | 3.3 V I/O supply                                                                                                                                                                                                                                                             |
| <b>USB Precision Resistors</b> |           |      |                                        |                                                               |                                                                                                                                                                                                                                                                              |
| RREF_USB2                      |           | A    | 7                                      | E2                                                            | Connect pin to a precision resistor (6.04 k $\Omega$ $\pm$ 1%) to generate a current reference for USB 2.0 PHY.                                                                                                                                                              |
| RREF_SS                        |           | A    | 32                                     | H5                                                            | Connect pin to a precision resistor (200 $\Omega$ $\pm$ 1%) for SS PHY termination impedance calibration.                                                                                                                                                                    |

## System Interfaces

### Upstream Port (US)

This port is compliant with the USB 3.0 specification and includes an integrated 1.5 k $\Omega$  pull-up and termination resistors. It also supports ACA-Dock to enable charging an OTG host connected on the US port.

### Downstream Ports (DS1, 2, 3, 4)

DS ports are compliant with the USB 3.0 specification and integrate 15 k $\Omega$  pull-down and termination resistors. Ports can be disabled or enabled, and can be set to removable or non-removable options. BC v1.2 charging is enabled by default and can be disabled on each DS port using the configuration options (see [Configuration Options](#)).


### Communication Interfaces (I<sup>2</sup>C)

The interface follows the Inter-IC Bus specification, version 3.0, with support for the standard mode (100 kHz) and the fast mode (400 kHz) frequencies. HX3 supports I<sup>2</sup>C in the slave and master modes. The I<sup>2</sup>C interface supports the multi-master mode of operation. Both the SCL and SDA signals require external pull-up resistors based on the specification. VDD\_IO for HX3 is 3.3 V and it is expected that the I<sup>2</sup>C pull-up resistors will be connected to the same supply.

### Oscillator

HX3 requires an external crystal with a frequency of 26 MHz and an accuracy of  $\pm 150$  ppm in parallel resonant, fundamental mode. The crystal drive circuit is capable of a low-power drive level (<200  $\mu$ W). The crystal connection to the XTL\_OUT and XTL\_IN pins is shown in [Figure 14](#).

**Figure 14. Crystal Connection**



### GPIOs

HX3 GPIOs are used for overcurrent sensing, controlling external power switches, and driving LEDs. These pins can sink up to 4 mA current each. GPIOs also enable pin-straps for input configuration. Refer to [Table 6](#) for more details.

### Power Control

The PWR\_EN[1-4] and OV\_CURR[1-4] pins interface HX3 to external power switches. These pins are used to control power switches for DS port power and monitor overcurrent conditions. The power switch polarity and the power control mode (individual and ganged) can be changed using the configuration options.


### Reset

HX3 operates with two external power supplies, 3.3 V and 1.2 V. There is no power sequencing requirement between these two supplies. However, the RESETN pin should be held LOW until both these supplies become stable.

The RESETN pin can be tied to VDD\_IO through an external resistor and to ground (GND) through an external capacitor (minimum 5 ms time constant), as shown in [Figure 15](#). This creates a clean reset signal for power-on reset (POR).

HX3 does not support internal brown-out detection. If the system requires this feature, an external reset should be provided on the RESETN pin when supplies are below their valid operating ranges.

**Figure 15. Reset Connection**



### Configuration Mode Select

Configuration options are selected through the MODE\_SEL pins and the pin-strap enable pin (PIN\_STRAP). After power-up, these pins are sampled by an on-chip bootloader to determine the configuration options (see [Table 5](#)).

**Table 5. HX3 Boot Sequence**

| MODE_SEL[1] | MODE_SEL[0] | HX3 Configuration Modes                                                    |
|-------------|-------------|----------------------------------------------------------------------------|
| 0           | 0           | Reserved. Do not use this mode.                                            |
| 1           | 1           | Internal ROM configuration                                                 |
| 0           | 1           | I <sup>2</sup> C Master, read configuration from I <sup>2</sup> C EEPROM*  |
| 1           | 0           | I <sup>2</sup> C Slave, configure from an external I <sup>2</sup> C Master |

\* Download Cypress-provided firmware from [www.cypress.com/hx3](http://www.cypress.com/hx3).

### Configuration Options

HX3 can be configured by using one of the following:

- eFuse (one-time programmable memory)
- Pin-Strap (read configuration from dedicated pins at power on)
- External I<sup>2</sup>C slave such as an EEPROM
- External I<sup>2</sup>C master

The I<sup>2</sup>C master/slave configuration overrides the pin-strap configuration. Pin-straps override the eFuse configuration, and the eFuse configuration overrides the internal ROM configuration.

#### eFuse Configuration

HX3 contains eFuses, which are OTP elements on the chip that can be electrically blown. The eFuses are read by the bootloader to determine the customer-specific configurations. eFuse programming is supported only at factory and distributor locations where programming conditions can be controlled. eFuse programming is supported under the following conditions:


Temperature range of 25 °C–70 °C and programming voltage of 2.5 V–2.7 V.

#### Pin-Strap Configuration


Pin-straps are supported for select product options (see [Table 1](#) on page 5) to provide reconfigurability without an additional EEPROM. The pin-strap configuration is enabled by pulling the Pin #63 of 88-pin QFN HIGH. [Table 6](#) on page 25 shows the configuration options supported through pin-straps and the GPIOs used for this purpose. [Figure 16](#) and [Figure 17](#) show how the GPIOs need to be connected if pin-strap and LED connection are required or only pin-strap is required.

HX3 samples pin-strap GPIOs at power-up. Floating straps are considered as invalid and the default configuration is used. If PIN\_STRAP (Pin #63 of 88-pin QFN) is floating, all strap inputs are considered invalid. A GPIO is considered strapped “1” or “0” when connected with a weak pull-up (10 kΩ) or pull-down (10 kΩ) respectively. After the initial sampling at power-up and reset, the GPIOs are used in their normal functions.

**Figure 16. Pin-Strap With LED or LED-Only Connection**



**Figure 17. Pin-Strap Connection**



**Table 6. Pin-Strap Configuration**

| 88-QFN<br>Pin # | Pin-Strap Name                               | Strapped '0' <sup>[11]</sup>                                                                                                                                                                                 |                  | Strapped '1' <sup>[11]</sup>                              |                 |
|-----------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----------------------------------------------------------|-----------------|
| 30              | I2C_DEV_ID <sup>[12]</sup>                   | ID 0: HX3 I <sup>2</sup> C slave address (7 bits) is 0x60. This is also the default I <sup>2</sup> C slave address for the 68-pin QFN package.                                                               |                  | ID 1: HX3 I <sup>2</sup> C slave address (7 bits) is 0x58 |                 |
| 31              | PWR_SW_POL                                   | Power enable and overcurrent will be active LOW                                                                                                                                                              |                  | Power enable and overcurrent will be active HIGH          |                 |
| 2               | ACA_DOCK                                     | Disabled                                                                                                                                                                                                     |                  | Enabled                                                   |                 |
| 84              | PWR_EN_SEL                                   | Individual                                                                                                                                                                                                   |                  | Gang                                                      |                 |
| 63              | PIN_STRAP <sup>[13]</sup>                    | No pin-strapping                                                                                                                                                                                             |                  | Pin-strapping configuration enabled                       |                 |
| 4               | PORT_DISABLE <sup>[1]</sup>                  | PORT_DISABLE <sup>[1:0]</sup> =<br>b'00: DS1, DS2, DS3, DS4 active<br>b'01: DS1, DS2, DS3 active<br>b'10: DS1, DS2 active<br>b'11: DS1 active<br>Pin-straps cannot enable ports disabled by factory setting. |                  |                                                           |                 |
| 3               | PORT_DISABLE <sup>[0]</sup>                  |                                                                                                                                                                                                              |                  |                                                           |                 |
| 6               | NON_REMOVABLE <sup>[1]</sup> <sup>[14]</sup> | NON_REMOVABLE <sup>[1:0]</sup> =<br>b'00: DS1, DS2, DS3, DS4 removable<br>b'01: DS1, DS2, DS3 removable<br>b'10: DS1, DS2 removable<br>b'11: DS1 removable                                                   |                  |                                                           |                 |
| 5               | NON_REMOVABLE <sup>[0]</sup> <sup>[14]</sup> |                                                                                                                                                                                                              |                  |                                                           |                 |
| 85              | VID <sup>[2]</sup>                           | Reserved. If PIN_STRAP is enabled and CY VID is required, strap VID <sup>[2:0]</sup> to '1'.                                                                                                                 |                  |                                                           |                 |
| 64              | VID <sup>[1]</sup>                           |                                                                                                                                                                                                              |                  |                                                           |                 |
| 43              | VID <sup>[0]</sup>                           |                                                                                                                                                                                                              |                  |                                                           |                 |
| 38              | DS1_CDP_EN <sup>[15]</sup>                   | strapped '0'                                                                                                                                                                                                 | strapped '1'     | strapped '0'                                              | strapped '1'    |
|                 |                                              | DS1 CDP enabled                                                                                                                                                                                              | DS1 CDP disabled | DS1 CDP disabled                                          | DS1 CDP enabled |
| 86              | DS2_CDP_EN <sup>[15]</sup>                   | DS2 CDP enabled                                                                                                                                                                                              | DS2 CDP disabled | DS2 CDP disabled                                          | DS2 CDP enabled |
| 87              | DS3_CDP_EN <sup>[15]</sup>                   | DS3 CDP enabled                                                                                                                                                                                              | DS3 CDP disabled | DS3 CDP disabled                                          | DS3 CDP enabled |
| 35              | DS4_CDP_EN <sup>[15]</sup>                   | DS4 CDP enabled                                                                                                                                                                                              | DS4 CDP disabled | DS4 CDP disabled                                          | DS4 CDP enabled |

#### Notes

- See [Figure 16](#) and [Figure 17](#).
- I2C\_DEV\_ID is valid only when HX3 is in I<sup>2</sup>C slave mode.
- VID, PORT\_DISABLE, NON\_REMOVABLE are group straps. If one of the pins in a group strap is floating (INVALID), that group input will be INVALID and the default will not be overwritten.
- These DS ports are exposed ports and the connected devices can be removed.
- DSx\_CDP\_EN will be active LOW input when PWR\_SW\_POL is set to active LOW; similarly DSx\_CDP\_EN will be active HIGH input when PWR\_SW\_POL is set to active HIGH.

**Table 7. EEPROM Map** (continued)

| I <sup>2</sup> C Offset | Bits | Name                                | Default | Description                                                                                                                                                                             |
|-------------------------|------|-------------------------------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 23                      | 7:6  | HS_AMPLITUDE_DS4                    | b'00    | HS driver amplitude control; HS driver current: +0% to +7.5%<br>b'00: Default<br>b'01: +2.5%<br>b'10: +5%<br>b'11: +7.5%                                                                |
|                         | 5:4  | HS_AMPLITUDE_DS3                    | b'00    |                                                                                                                                                                                         |
|                         | 3:2  | HS_AMPLITUDE_DS2                    | b'00    |                                                                                                                                                                                         |
|                         | 1:0  | HS_AMPLITUDE_DS2                    | b'00    |                                                                                                                                                                                         |
| 24                      | 7:6  | HS_AMPLITUDE_US                     | b'00    | HS driver slope control for all ports<br>b'0000: +15%<br>b'0001: +5%<br>b'0100: Default<br>b'0101: -5%<br>b'1111: -7.5%                                                                 |
|                         | 5:2  | HS_SLOPE                            | b'0100  |                                                                                                                                                                                         |
|                         | 1:0  | HS_TX_VREF                          | b'10    |                                                                                                                                                                                         |
| 25                      | 7:3  | HS_PREEMP_EN[4:0]                   | b'00000 | HS driver pre-emphasis enable – for ports DS4, DS3, DS2, DS1, and US<br>0: pre-emphasis is disabled<br>1: pre-emphasis is enabled<br>HS driver pre-emphasis depth<br>0: +10%<br>1: +20% |
|                         | 2    | HS_PREEMP_DEPTH_DS4 <sup>[17]</sup> | 0       |                                                                                                                                                                                         |
|                         | 1    | HS_PREEMP_DEPTH_DS3 <sup>[17]</sup> | 0       |                                                                                                                                                                                         |
|                         | 0    | HS_PREEMP_DEPTH_DS2 <sup>[17]</sup> | 0       |                                                                                                                                                                                         |
|                         | 7    | HS_PREEMP_DEPTH_DS1 <sup>[17]</sup> | 0       |                                                                                                                                                                                         |
| 26                      | 6    | HS_PREEMP_DEPTH_US <sup>[17]</sup>  | 0       | Reserved                                                                                                                                                                                |
|                         | 5    | Reserved                            | 1       |                                                                                                                                                                                         |
|                         | 4:1  | PCS_TX_DEEMPH_DS4                   | 0x6     |                                                                                                                                                                                         |
|                         | 0    | Reserved                            | 0       |                                                                                                                                                                                         |
|                         | 7:4  | PCS_TX_DEEMPH_DS3                   | 0x6     |                                                                                                                                                                                         |
| 27                      | 3:0  | PCS_TX_DEEMPH_DS2                   | 0x6     | USB 3.0 Tx driver de-emphasis value<br>0x3: -2.75 dB<br>0x6: -3.4 dB (Default)<br>0x9: -4.0 dB                                                                                          |
|                         | 7:4  | PCS_TX_DEEMPH_DS1                   | 0x6     |                                                                                                                                                                                         |
| 28                      | 3:0  | PCS_TX_DEEMPH_US                    | 0x6     | Reserved                                                                                                                                                                                |
|                         | 7    | Reserved                            | 0       |                                                                                                                                                                                         |
| 29                      | 6    | Reserved                            | 1       | Adjust launch amplitude of the transmitter<br>0x1F – 0.9 V<br>0x29 – 1.0 V (Default)<br>0x35 – 1.1 V<br>0x3F – 1.2 V                                                                    |
|                         | 5:0  | PCS_TX_SWING_FULL_DS4               | 0x29    |                                                                                                                                                                                         |
| 30                      | 7:6  | Reserved                            | 0       | Adjust launch amplitude of the transmitter<br>0x1F – 0.9 V<br>0x29 – 1.0 V (Default)<br>0x35 – 1.1 V<br>0x3F – 1.2 V                                                                    |
|                         | 5:0  | PCS_TX_SWING_FULL_DS3               | 0x29    |                                                                                                                                                                                         |

**Note**

17. HS\_PREEMP\_DEPTH is valid only when corresponding HS\_PREEMP\_EN is set for that port.

## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature..... -65 °C to +150 °C

Operating temperature ..... -40 °C to +85 °C

Electrostatic discharge voltage ..... 2200 V

Oscillator or crystal frequency ..... 26 MHz ±150 ppm

I/O voltage supply ..... 3 V to 3.6 V

Maximum input sink current per I/O ..... 4 mA

## Electrical Specifications

HX3 meets all USB-IF Electrical Compliance specifications.

### DC Electrical Characteristics

**Table 8. DC Electrical Characteristics**

| Parameter          | Description                                       | Conditions                                                | Min          | Typ | Max          | Units |
|--------------------|---------------------------------------------------|-----------------------------------------------------------|--------------|-----|--------------|-------|
| DVDD12             | 1.2 V core supply                                 | —                                                         | 1.14         | 1.2 | 1.26         | V     |
| VDD_EFUSE          | eFuse supply                                      | Normal operation                                          | 1.14         | 1.2 | 1.26         | V     |
|                    |                                                   | Programming                                               | 2.5          | 2.6 | 2.7          | V     |
| AVDD12             | 1.2 V analog supply                               | —                                                         | 1.14         | 1.2 | 1.26         | V     |
| VDD_IO             | 3.3 V I/O supply                                  | —                                                         | 3            | 3.3 | 3.6          | V     |
| AVDD33             | 3.3 V analog supply                               | —                                                         | 3            | 3.3 | 3.6          | V     |
| V <sub>IH</sub>    | Input HIGH voltage                                | —                                                         | 0.7 × VDD_IO | —   | VDD_IO       | V     |
| V <sub>IL</sub>    | Input LOW voltage                                 | —                                                         | 0            | —   | 0.3 × VDD_IO | V     |
| V <sub>OH</sub>    | Output HIGH voltage                               | Output HIGH voltage at I <sub>OH</sub> ≤ +4 mA            | 2.4          | —   | —            | V     |
| V <sub>OL</sub>    | Output LOW voltage                                | Output LOW voltage at I <sub>OL</sub> ≥ -4 mA             | —            | —   | 0.4          | V     |
| I <sub>OS</sub>    | Input sink current                                | LED GPIO usage                                            | —            | —   | 4            | mA    |
| I <sub>IX</sub>    | Input leakage current                             | All I/O signals held at VDD_IO or GND                     | -1           | —   | 1            | μA    |
| I <sub>OZ</sub>    | Output HI-Z leakage current                       | —                                                         | —            | —   | 10           | μA    |
| I <sub>CC</sub>    | 1.2 V supplies combined operating current         | —                                                         | —            | 410 | 526          | mA    |
| I <sub>CC</sub>    | 3.3 V supplies combined operating current         | —                                                         | —            | 260 | 286          | mA    |
| V <sub>RAMP</sub>  | Voltage ramp rate on core and I/O supplies        | Voltage ramp must be monotonic                            | 0.2          | —   | 50           | V/ms  |
| V <sub>N</sub>     | Noise level permitted on core and I/O supplies    | Max p-p noise level permitted on all supplies except AVDD | —            | —   | 100          | mV    |
| V <sub>N_USB</sub> | Noise level permitted on AVDD12 and AVDD33 supply | Max p-p noise level permitted USB supply                  | —            | —   | 20           | mV    |

## Ordering Information

Table 11 lists HX3's ordering information. The table contains only the part numbers that are currently available for order. Additional part numbers for industrial temperature range can be made available on request. For more information, visit the Cypress [website](#) or contact the local sales representative.

**Table 11. Ordering Information**

| Serial No. | Ordering Part Number | Number of DS Ports             | Number of Shared Link Ports | Ghost Charge | ACA-Dock | Temperature | Package |
|------------|----------------------|--------------------------------|-----------------------------|--------------|----------|-------------|---------|
| 1.         | CYUSB3302-68LTXC     | 2 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 68-QFN  |
| 2.         | CYUSB3302-68LTXI     | 2 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 68-QFN  |
| 3.         | CYUSB3304-68LTXC     | 4 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 68-QFN  |
| 4.         | CYUSB3304-68LTXI     | 4 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 68-QFN  |
| 5.         | CYUSB3312-88LTXC     | 2 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 88-QFN  |
| 6.         | CYUSB3312-88LTXI     | 2 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 88-QFN  |
| 7.         | CYUSB3314-88LTXC     | 4 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 88-QFN  |
| 8.         | CYUSB3314-88LTXI     | 4 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 88-QFN  |
| 9.         | CYUSB3324-88LTXC     | 4 (USB 3.0)                    | 0                           | Yes          | Yes      | 0-70 °C     | 88-QFN  |
| 10.        | CYUSB3324-88LTXI     | 4 (USB 3.0)                    | 0                           | Yes          | Yes      | -40-85 °C   | 88-QFN  |
| 11.        | CYUSB3326-88LTXC     | 6 (2 USB 3.0, 2 SS, 2 USB 2.0) | 2                           | Yes          | No       | 0-70 °C     | 88-QFN  |
| 12.        | CYUSB3326-88LTXI     | 6 (2 USB 3.0, 2 SS, 2 USB 2.0) | 2                           | Yes          | No       | -40-85 °C   | 88-QFN  |
| 13.        | CYUSB3328-88LTXC     | 8 (4 SS, 4 USB 2.0)            | 4                           | Yes          | Yes      | 0-70 °C     | 88-QFN  |
| 14.        | CYUSB3328-88LTXI     | 8 (4 SS, 4 USB 2.0)            | 4                           | Yes          | Yes      | -40-85 °C   | 88-QFN  |
| 15.        | CYUSB3302-BVXC       | 2 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 100-BGA |
| 16.        | CYUSB3302-BVXI       | 2 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 100-BGA |
| 17.        | CYUSB3304-BVXC       | 4 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 100-BGA |
| 18.        | CYUSB3304-BVXI       | 4 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 100-BGA |
| 19.        | CYUSB3312-BVXC       | 2 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 100-BGA |
| 20.        | CYUSB3312-BVXI       | 2 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 100-BGA |
| 21.        | CYUSB3314-BVXC       | 4 (USB 3.0)                    | 0                           | Yes          | No       | 0-70 °C     | 100-BGA |
| 22.        | CYUSB3314-BVXI       | 4 (USB 3.0)                    | 0                           | Yes          | No       | -40-85 °C   | 100-BGA |
| 23.        | CYUSB3324-BVXC       | 4 (USB 3.0)                    | 0                           | Yes          | Yes      | 0-70 °C     | 100-BGA |
| 24.        | CYUSB3324-BVXI       | 4 (USB 3.0)                    | 0                           | Yes          | Yes      | -40-85 °C   | 100-BGA |
| 25.        | CYUSB3326-BVXC       | 6 (2 USB 3.0, 2 SS, 2 USB 2.0) | 2                           | Yes          | No       | 0-70 °C     | 100-BGA |
| 26.        | CYUSB3326-BVXI       | 6 (2 USB 3.0, 2 SS, 2 USB 2.0) | 2                           | Yes          | No       | -40-85 °C   | 100-BGA |
| 27.        | CYUSB3328-BVXC       | 8 (4 SS, 4 USB 2.0)            | 4                           | Yes          | Yes      | 0-70 °C     | 100-BGA |
| 28.        | CYUSB2302-68LTXI     | 2 (USB 2.0)                    | 0                           | Yes          | No       | -40-85 °C   | 68-QFN  |
| 29.        | CYUSB2304-68LTXI     | 4 (USB 2.0)                    | 0                           | Yes          | No       | -40-85 °C   | 68-QFN  |



## Packaging

**Table 12. Package Characteristics**

| Parameter       | Description                           | Min | Typ  | Max | Units |
|-----------------|---------------------------------------|-----|------|-----|-------|
| T <sub>A</sub>  | Operating ambient temperature         | −40 | –    | 85  | °C    |
| T <sub>J</sub>  | Operating junction temperature        | −40 | –    | 125 | °C    |
| T <sub>JA</sub> | Package J <sub>A</sub> (68-pin QFN)   | –   | 16.2 | –   | °C/W  |
| T <sub>JA</sub> | Package J <sub>A</sub> (88-pin QFN)   | –   | 15.7 | –   | °C/W  |
| T <sub>JA</sub> | Package J <sub>A</sub> (100-ball BGA) | –   | 35   | –   | °C/W  |
| T <sub>JC</sub> | Package J <sub>C</sub> (68-pin QFN)   | –   | 23.8 | –   | °C/W  |
| T <sub>JC</sub> | Package J <sub>C</sub> (88-pin QFN)   | –   | 18.9 | –   | °C/W  |
| T <sub>JC</sub> | Package J <sub>C</sub> (100-ball BGA) | –   | 12   | –   | °C/W  |

**Table 13. Solder Reflow Peak Temperature**

| Package      | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|--------------|--------------------------|----------------------------------|
| 68-pin QFN   | 260 °C                   | 30 seconds                       |
| 88-pin QFN   | 260 °C                   | 30 seconds                       |
| 100-ball BGA | 260 °C                   | 30 seconds                       |

**Table 14. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

| Package      | MSL   |
|--------------|-------|
| 68-pin QFN   | MSL 3 |
| 88-pin QFN   | MSL 3 |
| 100-ball BGA | MSL 3 |

## Acronyms

**Table 15. Acronyms Used in this Document**

| Acronym | Description                                         |
|---------|-----------------------------------------------------|
| ACA     | Accessory Charging Adapter                          |
| ASSP    | Application-Specific Standard Product               |
| BC      | Battery Charging                                    |
| CDP     | Charging Downstream Port                            |
| DS      | DownStream                                          |
| DCP     | Dedicated Charging Port                             |
| DNU     | Do Not Use                                          |
| DWG     | Device Working Group                                |
| EEPROM  | Electrically Erasable Programmable Read-Only Memory |
| FS      | Full-Speed                                          |
| FW      | FirmWare                                            |
| GND     | GrouND                                              |
| GPIO    | General-Purpose Input/Output                        |
| HS      | Hi-Speed                                            |
| ISP     | In-System Programming                               |
| I/O     | Input/Output                                        |
| LS      | Low-Speed                                           |
| NC      | No Connect                                          |
| OTG     | On-The-Go                                           |
| PID     | Product ID                                          |
| POR     | Power-On Reset                                      |
| ROM     | Read-Only Memory                                    |
| SCL     | Serial CLock                                        |
| SDA     | Serial DAta                                         |
| SS      | SuperSpeed                                          |
| TT      | Transaction Translator                              |
| US      | UpStream                                            |
| VID     | Vendor ID                                           |

## Reference Documents

[USB 2.0 Specification](#)

[USB 3.0 Specification](#)

[Battery Charging Specification](#)

## Document Conventions

### Units of Measure

**Table 16. Units of Measure**

| Symbol | Unit of Measure    |
|--------|--------------------|
| °C     | degree celsius     |
| Ω      | ohm                |
| Gbps   | gigabit per second |
| KB     | kilobyte           |
| kHz    | kilohertz          |
| kΩ     | kiloohm            |
| Mbps   | megabit per second |
| MHz    | megahertz          |
| μA     | microampere        |
| mA     | milliampere        |
| ms     | millisecond        |
| mW     | milliwatt          |
| ns     | nanosecond         |
| ppm    | parts per million  |
| V      | volt               |

## Silicon Revision History

This datasheet is applicable for the USB-IF certified (TID# 330000060) HX3 Rev. \*D and Rev. \*C Silicon.

Rev. \*D: This Silicon revision improves the yield of HX3, and is drop-in compatible for all the part numbers. There is no need to change the board design or layout to use the HX3 Rev. \*D Silicon. Products are completely compatible with the HX3 Rev. \*C Silicon.

Rev. \*C: This Silicon revision fixes the errata applicable to the Rev. \*A Silicon.

The following table defines the changes between Rev. \*A, Rev. \*C, and Rev. \*D Silicon.

| No. | Items                                              | Part Numbers | Rev. *A                              | Rev. *C                     | Rev. *D                     |
|-----|----------------------------------------------------|--------------|--------------------------------------|-----------------------------|-----------------------------|
| 1   | USB-IF Compliance                                  | All          | Requires firmware on external EEPROM | No external EEPROM required | No external EEPROM required |
| 2   | FS-only hub or host connected to HX3 Upstream Port | All          | Not supported                        | Supported                   | Supported                   |
| 3   | Suspend Power                                      | All          | 90 mW                                | 37.8 mW                     | 37.8 mW                     |


## Method of Identification

Markings on row 3 of the HX3 package differentiate Rev. \*D Silicon from Rev. \*C Silicon and Rev. \*A Silicon as indicated in the example below. Cypress maintains traceability of product to wafer level, including wafer fabrication location, through the lot number marked on the package.


**HX3 REV \*A SILICON**



**HX3 REV \*C SILICON**



**HX3 REV \*D SILICON**



## Document History Page

| Document Title: CYUSB330x/CYUSB331x/CYUSB332x/CYUSB230x, HX3 USB 3.0 Hub<br>Document Number: 001-73643 |         |                 |                 |                                                                                                                                                                                                                                                                                                         |
|--------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Revision                                                                                               | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                   |
| *E                                                                                                     | 4271496 | MURT            | 02/21/2014      | Changed status from Preliminary to Final.                                                                                                                                                                                                                                                               |
| *F                                                                                                     | 4291210 | MURT            | 02/25/2014      | Post to external web.                                                                                                                                                                                                                                                                                   |
| *G                                                                                                     | 4308926 | MURT            | 03/14/2014      | Updated <a href="#">System Interfaces</a> :<br>Updated <a href="#">Configuration Options</a> :<br>Updated <a href="#">HX3 as I2C Slave</a> :<br>Updated <a href="#">Table 7</a> .                                                                                                                       |
| *H                                                                                                     | 4463533 | MURT            | 08/01/2014      | Updated <a href="#">Features</a> :<br>Updated TID#.<br>Updated <a href="#">Electrical Specifications</a> :<br>Updated <a href="#">Power Consumption</a> :<br>Updated <a href="#">Table 9</a> :<br>Updated details corresponding to suspend power.<br>Removed Errata.                                    |
| *I                                                                                                     | 4483117 | RAJM            | 08/22/2014      | Added <a href="#">Silicon Revision History</a> .                                                                                                                                                                                                                                                        |
| *J                                                                                                     | 4499514 | RAJM            | 09/15/2014      | Added BGA package information.                                                                                                                                                                                                                                                                          |
| *K                                                                                                     | 4582512 | PRJI            | 11/28/2014      | Updated <a href="#">HX3 Product Options</a> :<br>Updated <a href="#">Table 1</a> .<br>Updated <a href="#">Pin Information</a> :<br>Updated <a href="#">Table 4</a> .                                                                                                                                    |
| *L                                                                                                     | 4632890 | HBM             | 01/20/2015      | Updated <a href="#">Pin Information</a> :<br>Updated <a href="#">Figure 12</a> .<br>Updated <a href="#">Figure 13</a> .<br>Updated <a href="#">Table 4</a> .<br>Added <a href="#">Packaging</a> .<br>Updated <a href="#">Package Diagrams</a> :<br>spec 51-85209 – Changed revision from *D to *E.      |
| *M                                                                                                     | 4669639 | HBM             | 02/24/2015      | No technical updates.<br>Completing Sunset Review.                                                                                                                                                                                                                                                      |
| *N                                                                                                     | 4764583 | HBM             | 05/13/2015      | Updated <a href="#">Package Diagrams</a> :<br>spec 001-76569 – Changed revision from *A to *B.<br>Updated <a href="#">Silicon Revision History</a> .<br>Updated <a href="#">Method of Identification</a> .                                                                                              |
| *O                                                                                                     | 4941772 | HBM             | 11/25/2015      | Updated <a href="#">HX3 Product Options</a> :<br>Updated <a href="#">Table 1</a> :<br>Included CYUSB2302-68LTXI and CYUSB2304-68LTXI part numbers related information.<br>Updated <a href="#">Ordering Information</a> :<br>Updated <a href="#">Table 11</a> :<br>Updated part numbers.                 |
| *P                                                                                                     | 5466603 | HBM             | 10/20/2016      | Updated <a href="#">Features</a> :<br>Replaced “USB 3.0-Certified Hub, TID# 330000060” with “USB-IF Certified Hub, TID# 330000060, 30000074”.<br>Updated <a href="#">Package Diagrams</a> :<br>spec 51-85209 – Changed revision from *E to *F.<br>Updated to new template.<br>Completing Sunset Review. |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|                               |                                                                    |
|-------------------------------|--------------------------------------------------------------------|
| ARM® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things            | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Lighting & Power Control      | <a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>   |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless/RF                   | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.