

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

Details

XF


Details	
Product Status	Active
Applications	USB 3.0 Hub Controller
Core Processor	ARM® Cortex®-M0
Program Memory Type	ROM (32kB)
Controller Series	CYUSB
RAM Size	16K x 8
Interface	I ² C
Number of I/O	10
Voltage - Supply	1.14V ~ 1.26V, 2.5V ~ 2.7V, 3V ~ 3.6V
Operating Temperature	0°C ~ 70°C
Mounting Type	Surface Mount
Package / Case	100-VFBGA
Supplier Device Package	100-VFBGA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cyusb3328-bvxc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Block Diagram





When the US port is disconnected from the host, HX3 detects if any of the DS ports are connected to a device requesting charging. It determines the charging method and then switches to the appropriate signaling based on the detected charging specification as shown in Figure 4. The hub either emulates a USB-compliant dedicated charging port by connecting DP and DM (see the BC v1.2 specification) or other supported proprietary charging schemes.

Figure 4. Ghost Charge Implementation in HX3



Ghost Charge is enabled by default and can be disabled through configuration. Refer to Configuration Options on page 24.

Vendor-Command Support

HX3 supports vendor-specific requests and can also enumerate as a vendor-specific device. The vendor-specific request can be used to (a) bridge USB and I^2C and (b) configure HX3. This feature can be used for the following applications:

- Firmware upgrade of an external ASSP connected to HX3 through USB
- In-System programming (ISP) of an EEPROM connected to HX3 through USB


ACA-Dock Support

In traditional USB topologies, the host provides VBUS to enable and charge the connected devices. For OTG hosts, however, an ACA-Dock provides VBUS and a method to charge the host. HX3 supports the ACA-Dock standard (see BC v1.2 specification) by integrating the functions of the adapter controller.

Figure 5 shows the ACA-Dock system. If the ACA-Dock feature is enabled, HX3 turns on the external power switch to drive VBUS on the US port. To inform the OTG host that it is connected to an ACA-Dock, the ID pin is tied to ground using a resistor RID_A,³ as shown in Figure 5. The ACA-Dock feature can be disabled using the Configuration Options on page 24.

For example, a BC v1.2 compliant phone such as a Sony Xperia (neo V) can be docked to a HX3-based ACA-Dock system. The phone acts as an OTG host and the ACA-Dock charges the phone connected to the US port while also powering the four DS ports.

Figure 5. ACA-Dock Support




Note

3. 124 k Ω is the recommended RID_A value as per BC v1.2 specification, but some portable devices use custom RID_A values.



CYUSB330x/CYUSB331x CYUSB332x/CYUSB230x

Pin Information





Y	YUSB3302 and CYUSB3304 (continued)							
	100-BGA Ball #	Description						
	G4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.						
	H4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.						
lc	ode Select, Clock, and Reset							

Table 2. 68-Pin QFN, 100-Ball BGA Pinout for CY

Pin Name	Туре	68-QFN Pin#	100-BGA	Description
CYUSB3302 CYUSB3304	туре		Ball #	Description
RESERVED1	I/O	21	G4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.
RESERVED2	Ι	22	H4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.
		Mo	ode Select, Cloc	ck, and Reset
MODE_SEL[0]	I	23	G5	Device operation mode select bit 0; refer to Table 5 on page 24
MODE_SEL[1]	I	24	F4	Device operation mode select bit 1; refer to Table 5 on page 24
XTL_OUT	А	54	E6	Crystal out
XTL_IN	А	55	E5	Crystal in
RESETN	Ι	31	F7	Active LOW reset input
I2C_CLK	I/O	32	J6	I ² C clock
I2C_DATA	I/O	33	G8	I ² C data
SUSPEND	I/O	20	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.
			Power and (Ground
VDD_EFUSE	PWR	19	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.
AVDD12	PWR	10, 16, 34, 46, 52, 53	A10, C9, F9, H1, H10, J2	1.2 V analog supply
GND	PWR	40	B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9	GND pin
DVDD12	PWR	1, 3, 7, 13, 27, 37, 43, 49,	B10, D4, D6, D8, E1, E10, F5, K3, K9	1.2 V core supply
VBUS_US	PWR	17	H2	This pin must be connected to VBUS from US port
VBUS_DS	PWR	18	G2	This pin is used to power the Apple-charging circuit in HX3. For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.
AVDD33	PWR	4, 56, 61, 66	A4, A7, B6, F3	3.3 V analog supply
VDD_IO	PWR	28	B4, E7, G6	3.3 V I/O supply
			USB Precision	Resistors
RREF_USB2	A	2	E2	Connect pin to a precision resistor (6.04 k Ω ±1%) to generate a current reference for USB 2.0 PHY.
RREF_SS	А	26	H5	Connect pin to a precision resistor (200 $\Omega \pm 1\%$) for SS PHY termination impedance calibration.

4. These pins are Do Not Use (DNU); they must be left floating.



Pin Name CYUSB2302 CYUSB2304 RESERVED1 RESERVED2

> MODE_SEL[0] MODE_SEL[1] XTL_OUT XTL_IN RESETN I2C_CLK I2C_DATA

> > SUSPEND

VDD_EFUSE

AVDD12

GND

DVDD12

VBUS_US

VBUS_DS

AVDD33

VDD IO

RREF_USB2

RREF_SS

-B	all BGA Pinout for CYUSB2302 and CYUSB2304 (continued)								
4	Туре	68-QFN Pin#	100-BGA Ball #	Description					
	I/O	21	G4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.					
	Ι	22	H4	This pin must be pulled HIGH using a 10 k Ω to VDD_IO.					
		Мо	ode Select, Cloo	ck, and Reset					
	Ι	23	G5	Device operation mode select bit 0; refer to Table 5 on page 24					
	Ι	24	F4	Device operation mode select bit 1; refer to Table 5 on page 24					
	А	54	E6	Crystal out					
	А	55	E5	Crystal in					
	Ι	31	F7	Active LOW reset input					
	I/O	32	J6	I ² C clock					
	I/O	33	G8	I ² C data					
	I/O	20	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.					
			Power and	Ground					
	PWR	19	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.					

1.2 V analog supply

1.2 V core supply

3.3 V analog supply

a current reference for USB 2.0 PHY.

termination impedance calibration.

3.3 V I/O supply

This pin must be connected to VBUS from US port

This pin is used to power the Apple-charging circuit in HX3.

Connect pin to a precision resistor (6.04 k $\Omega \pm 1\%$) to generate

Connect pin to a precision resistor (200 Ω ±1%) for SS PHY

For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.

Table 3. 68-Pin QFN, 100-Ball BGA Pinout for CYUSB2302 and CYUSB2304 (continued)

10, 16, 34, 46,

52, 53

40

1, 3, 7, 13, 27,

37, 43, 49,

17

18

4, 56, 61, 66

28

2

26

PWR

PWR

PWR

PWR

PWR

PWR

PWR

А

А

A10, C9, F9,

H1, H10, J2 B5, C6, D5, D7,

H6, J1, J3, J9 B10, D4, D6,

D8, E1, E10,

F5, K3, K9

H2

G2

A4, A7, B6, F3

B4, E7, G6


E2

H5

USB Precision Resistors

D9, E9, F2, G9, GND pin







A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
DS3_PWR EN	NC	NC	AVDD33	DS2_DM	DS2_DP	AVDD33	US_DM	US_DP	AVDD12
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10
DS2_OVR CURR	DS2_PWR EN	DS3_AMBE R	VDD_IO	VSS	AVDD33	DS3_OVR CURR	DS3_GREE N	DS3_LED_ SS	DVDD12
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
US_TXM	DS1_AMBE R	DS2_LED_ SS	NC	NC	VSS	DS1_DP	DS1_DM	AVDD12	DS1_RXM
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
US_TXP	DS1_LED_ SS	DS1_GREE N	DVDD12	VSS	DVDD12	VSS	DVDD12	VSS	DS1_RXP
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
DVDD12	RREF_USB 2	DS2_GREE N	DS2_AMBE R	XTL_IN	XTL_OUT	VDD_IO	DS1_TXM	VSS	DVDD12
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
US_RXM	VSS	AVDD33	MODE_SE L[1]	DVDD12	DS4_OVR CURR	RESETN	DS1_TXP	AVDD12	DS2_RXP
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
US_RXP	VBUS_DS	SUSPEND	RESERVE D1	MODE_SE L[0]	VDD_IO	DS4_PWR EN	I2C_DATA	VSS	DS2_RXM
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
AVDD12	VBUS_US	VDD_EFUS E	DS4_LED_ SS	RREF_SS	VSS	DS2_TXM	DS2_TXP	DS4_GREE N	AVDD12
J1	J2	J3	J4	J5	J6	J7	J8	J 9	J10
VSS	AVDD12	VSS	DS4_AMBE R	US_PWRE N	I2C_CLK	DS1_PWR EN	DS1_OVR CURR	VSS	NC
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
NC	NC	DVDD12	NC	NC	US_OVRC URR	NC	NC	DVDD12	NC

Figure 12. HX3 100-Ball BGA Pinout for CYUSB3312



Table 4. 88-Pin QFN, 100-Ball BGA Pinout for CYUSB331X and CYUSB332X

Pin N	Name				
	CYUSB3314				
CYUSB3312	CYUSB3324	Туре	Pin#	Ball#	Description
010000012	CYUSB3326				
	CYUSB3328				
					US Port
US_	RXP	Ι	14	G1	SuperSpeed receive plus
US_	RXM	Ι	13	F1	SuperSpeed receive minus
US_	TXP	0	11	D1	SuperSpeed transmit plus
US_	TXM	0	10	C1	SuperSpeed transmit minus
US	_DP	I/O	71	A9	USB 2.0 data plus
US	_DM	I/O	72	A8	USB 2.0 data minus
US_OVRCURR		I	39	K6	CYUSB3324/3328: Overcurrent detect input for US port in ACA-Dock mode. If ACA-Dock mode is disabled using Configuration Options on page 24, this pin must be pulled HIGH using a 10 k Ω to VDD_IO. Other part numbers: This pin must be pulled HIGH using a 10 k Ω to VDD_IO.
US_PV	VREN ^[5]	I/O	31	J5	CYUSB3324/3328: VBUS power enable output for US port in ACA-Dock mode. If ACA-Dock mode is disabled using Configuration Options on page 24, this pin can be left floating if Pin-Strap is not enabled. Other part numbers: This pin can be left floating if Pin-Strap (Pin# 63) is not enabled.
PWR_SW_POL ^[6]					This pin is called PWR_SW_POL in pin-strap configuration mode.
				1	DS1 Port
DS1_	_RXP	Ι	61	D10	SuperSpeed receive plus
DS1_	RXM	Ι	60	C10	SuperSpeed receive minus
DS1_	_TXP	0	57	F8	SuperSpeed transmit plus
DS1_	_TXM	0	58	E8	SuperSpeed transmit minus
DS1	_DP	I/O	74	C7	USB 2.0 data plus
DS1	_DM	I/O	73	C8	USB 2.0 data minus
DS1_OV	/RCURR	Ι	42	J8	Overcurrent detect input for DS1 port
DS1_PV	WREN ^[5]	I/O	38	J7	VBUS power enable output for DS1 port. When the port is disabled, this pin is in tristate.
DS1_CE	DP_EN ^[6]	"0	50	57	This pin is called DS1_CDP_EN in pin-strap configuration mode.
	DS1_AMBER ^[5]		2	C2	LED_AMBER output for DS1 port
ACA_D	ACA_DOCK ^[6]		2	02	This pin is called ACA-DOCK in pin-strap configuration mode.
_	REEN ^[5]				CYUSB3312/3314/3324: LED_GREEN output for DS1 port
—	SEN_SL ^[5]	I/O	3	D3	CYUSB3326/3328: VBUS power enable output for SS port 1
_	SABLE[0] ^[6]				This pin is called PORT_DISABLE[0] in pin-strap configuration mode.
DS1_LE	D_SS ^[5]				LED_SS output for DS1 port
PORT_DIS	SABLE[1] ^[6]	I/O	4	D2	This pin is called PORT_DISABLE[1] in pin-strap configuration mode.

Notes

This pin can be configured as a GPIO using custom firmware. For information contact www.cypress.com/support.
 For pin-strap configuration details, refer to Table 6 on page 25.



Table 4. 88-Pin QFN, 100-Ball BGA Pinout for CYUSB331X and CYUSB332X (continued)

Pin N	Name				
CYUSB3312	CYUSB3314 CYUSB3324 CYUSB3326	Туре	Pin#	Ball#	Description
	CYUSB3328				
			-		DS2 Port
DS2	RXP	I	55	F10	SuperSpeed receive plus
DS2	RXM	Ι	54	G10	SuperSpeed receive minus
DS2	TXP	0	51	H8	SuperSpeed transmit plus
DS2_	TXM	0	52	H7	SuperSpeed transmit minus
DS2	_DP	I/O	76	A6	USB 2.0 data plus
DS2	_DM	I/O	77	A5	USB 2.0 data minus
DS2_OV	/RCURR	Ι	1	B1	Overcurrent detect input for DS2 port
DS2_PV	WREN ^[7]	I/O	86	B2	VBUS power enable output for DS2 port. When the port is disabled, this pin is in tristate.
DS2_CDP_EN ^[8] DS2_AMBER ^[7] NON_REMOVABLE[0] ^[8]		1/0	00	DZ	This pin is called DS2_CDP_EN in the pin-strap configuration mode.
DS2_AM	MBER ^[7]				LED_AMBER output for DS2 port
NON_REMOVABLE[0] ^[8]		I/O	5	E4	This pin is called NON_REMOVABLE[0] in the pin-strap configuration mode.
DS2_GREEN ^[7]		I/O	6		CYUSB3312/3314/3324: LED_GREEN output for DS2 port
DS2_GREEN ^[7] DS2_VBUSEN_SL ^[7]				E3	CYUSB3326/3328: VBUS power enable output for SS port 2
_	OVABLE[1] ^[8]				This pin is called NON_REMOVABLE[1] in the pin-strap configuration mode.
_	D_SS ^[7]	I/O	84	C3	LED_SS output for DS2 port
PWR_EI	N_SEL ^[8]				This pin is called PWR_EN_SEL in the pin-strap configuration mode.
	1	r – – – – – T		r	DS3 Port
NC	DS3_RXP	I	45	K10	SuperSpeed receive plus
NC	DS3_RXM	I	46	J10	SuperSpeed receive minus
NC	DS3_TXP	0	48	K7	SuperSpeed transmit plus
NC	DS3_TXM	0	49	K8	SuperSpeed transmit minus
NC	DS3_DP	I/O	79	C4	USB 2.0 data plus
NC	DS3_DM	I/O	78	C5	USB 2.0 data minus
DS3_OV	/RCURR	I	65	B7	CYUSB3314/3324/3326/3328: Overcurrent detect input for DS3 port CYUSB3312: This pin must be pulled HIGH using a 10 k Ω to VDD_IO.
DS3_PWREN ^[7]		I/O	87	A1	VBUS power enable output for DS3 port. When the port is disabled, this pin is in tristate.
DS3_CE	DP_EN ^[8]				This pin is called DS3_CDP_EN in the pin-strap configuration mode.
	MBER ^[7]	I/O	85	B3	LED_AMBER output for DS3 port
VID_SI	EL[2] ^[8]	-	-	-	This pin is called VID_SEL[2] in the pin-strap configuration mode.

Notes
7. This pin can be configured as a GPIO using custom firmware. For information contact www.cypress.com/support.
8. For pin-strap configuration details, refer to Table 6 on page 25.



Table 4. 88-Pin QFN, 100-Ball BGA Pinout for CYUSB331X and CYUSB332X (continued)

Pin M	Name				
	CYUSB3314				
CYUSB3312	CYUSB3324	Туре	Pin#	Ball#	Description
C103B3312	CYUSB3326				
	CYUSB3328				
SUSI	PEND	I/O	25	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.
				Po	wer and Ground
VDD_I	EFUSE	PWR	24	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V
AVDD12		12 PWR 44 6		A10, C9, F9, H1, H10, J2	1.2 V analog supply
GND		PWR	50	B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9	GND pin
DVE	DD12	PWR	8, 12, 18, 33, 47, 53, 59, 83	B10, D4, D6, D8, E1, E10, F5, K3, K9	1.2 V core supply
VBUS	S_US	PWR	22	H2	CYUSB3324/3328: Connect the VBUS_US pin to the local 5 V supply. If ACA-Dock mode is disabled using Configuration Options on page 24, this pin must be connected to VBUS from US port. Other part numbers: This pin must be connected to VBUS from US port.
VBU	S_DS	PWR	23	G2	This pin is used to power the Apple-charging circuit in HX3. For BC v1.2 compliance testing, connect pin to GND. For normal operation, connect pin to local 5 V supply.
AVE	D33	PWR	9, 70, 75, 80	A4, A7, B6, F3	3.3 V analog supply
VDD_IO		PWR	34, 66, 88	B4, E7, G6	3.3 V I/O supply
				USB F	Precision Resistors
RREF	USB2	А	7	E2	Connect pin to a precision resistor (6.04 k $\Omega \pm 1\%$) to generate a current reference for USB 2.0 PHY.
RRE	F_SS	А	32	H5	Connect pin to a precision resistor (200 $\Omega \pm 1\%$) for SS PHY termination impedance calibration.



Table 7. EEPROM Map (continued)

I ² C Offset	Bits	Name	Default	Description
23	7:6	HS AMPLITUDE DS4	b'00	HS driver amplitude control; HS driver current: +0% to +7.5%
-	5:4	HS AMPLITUDE DS3	b'00	b'00: Default
		HS AMPLITUDE DS2	b'00	b'01: +2.5%
-	1:0	HS AMPLITUDE DS2	b'00	b'10: +5%
24	-	HS AMPLITUDE US	b'00	b'11: +7.5%
27		HS SLOPE	b'0100	HS driver slope control for all ports
	0.2		00100	b'0000: +15% b'0001: +5% b'0100: Default b'0101: -5%
				b'1111: -7.5%
	1:0	HS_TX_VREF	b'10	Reference voltage for HS squelch (transmission envelope detector) for all ports b'00: 96 mV b'01: 108 mV b'10: 120 mV b'11: 132 mV
25	7:3	HS_PREEMP_EN[4:0]	p,00000	HS driver pre-emphasis enable – for ports DS4, DS3, DS2, DS ⁻ and US 0: pre-emphasis is disabled 1: pre-emphasis is enabled
	2	HS PREEMP DEPTH DS4 ^[17]	0	HS driver pre-emphasis depth
-	1	HS PREEMP DEPTH DS3 ^[17]	0	0: +10%
-	0	HS PREEMP DEPTH DS2 ^[17]	0	1: +20%
26	7	HS PREEMP DEPTH DS1 ^[17]	0	
-	6	HS_PREEMP_DEPTH_US ^[17]	0	
-	5	Reserved	1	Reserved
		PCS TX DEEMPH DS4	0x6	USB 3.0 Tx driver de-emphasis value
			0.00	0x3: -2.75 dB 0x6: -3.4 dB (Default) 0x9: -4.0 dB
-	0	Reserved	0	Reserved
27	7:4	PCS_TX_DEEMPH_DS3	0x6	USB 3.0 Tx driver de-emphasis value
	3:0	PCS TX DEEMPH DS2	0x6	0x3: -2.75 dB
28	7:4	PCS TX DEEMPH DS1	0x6	0x6: -3.4 dB (Default)
-		PCS TX DEEMPH US	0x6	0x9: -4.0 dB
29	7	Reserved	0	Reserved
	6	Reserved	1	Reserved
	-	PCS_TX_SWING_FULL_DS4	0x29	Adjust launch amplitude of the transmitter 0x1F - 0.9 V 0x29 - 1.0 V (Default) 0x35 - 1.1 V 0x3F - 1.2 V
30	7:6	Reserved	0	Reserved
		PCS_TX_SWING_FULL_DS3	0x29	Adjust launch amplitude of the transmitter 0x1F - 0.9 V 0x29 - 1.0 V (Default) 0x35 - 1.1 V 0x3F - 1.2 V

Note 17. HS_PREEMP_DEPTH is valid only when corresponding HS_PREEMP_EN is set for that port.



Table 7. EEPROM Map (continued)

I ² C Offset	Bits	Name	Default	Description
31	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_DS2	0x29	Adjust launch amplitude of the transmitter 0x1F - 0.9 V 0x29 - 1.0 V (Default) 0x35 - 1.1 V 0x3F - 1.2 V
32	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_DS1	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V
33	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_US	0x29	Adjust launch amplitude of the transmitter 0x1F - 0.9 V 0x29 - 1.0 V (Default) 0x35 - 1.1 V 0x3F - 1.2 V
34	7:0	Reserved	0	Reserved
35	7:0	UHC_PID [7:0]_LSB	0x06	USB 2.0 PID. If bD4Length \geq 40, USB 2.0 PID will be read from
36	7:0	UHC_PID [15:8]_MSB	0x65	this location.
37–44	7:0	Reserved	0	Eight bytes reserved for future expansion
45	7:0	bLength: LangID	4	Size of LangID (defined by spec as N+2)
46	7:0	DescType	3	String descriptor type (constant value)
47	7:0	LangID - MSB	9	String language ID - MSB of wLangID
48	7:0	LangID - LSB	4	String language ID - MSB of wLangID
49	7:0	bLength: Manufacturer (X)	54	Manufacturer string length ("bLength: LangID + bLength: Manufacturer + bLength: Product + bLength: Serial Number" should be less than or equal to 152 bytes). $X \le 66$.
50	7:0	DescType	3	String descriptor type (constant value)
51	7:0	bString: Manufacturer	$\begin{array}{c} {}^{'2',0,(0',}\\ 0,(1',0,(4',0,(5',0,0,(5',0,(5',0,0,(5',0,0,(5',0,0,(5',0,0,0,(5',0,0,0,(5',0,0,0,0,0,0,0$	Manufacturer string: UNICODE UTF-16LE per USB 2.0 specification: "2014 Cypress Semiconductor"
49 + X	7:0	bLength: Product (Y)	22	Product string length ("bLength: LangID + bLength: Manufac- turer + bLength: Product + bLength: Serial Number" should be less than or equal to 152 bytes). $Y \le 66$.
50 + X	7:0	DescType	3	String descriptor type (constant value)



Table 7. EEPROM Map (continued)

I ² C Offset	Bits	Name	Default	Description
51 + X	7:0	bString: Product	'C', 0, 'Y', 0, '-', 0, 'H', 0, 'X', 0, '3', 0, ' ', 0, 'H', 0, 'U', 0, 'B', 0	Product string: UNICODE UTF-16LE per USB 2.0 specification: "CY-HX3 HUB"
49 + X + Y	7:0	bLength: Serial Number (Z)	22	Serial number string length ("bLength: LangID + bLength: Manufacturer + bLength: Product + bLength: Serial Number" should be less than or equal to 152 bytes). $Z \le 66$.
50 + X + Y	7:0	DescType	3	String descriptor type (constant value)
51 + X + Y	7:0	bString: Serial Number	(1', 0, (2', 0, (3', 0, (4', 0, (5', 0, (6', 0, (7', 0, (8', 0, (9', 0, (A', 0)	Serial number string: UNICODE UTF-16LE per USB 2.0 speci- fication: "123456789A"

EMI

ESD

HX3 meets the EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. HX3 tolerates EMI conducted by aggressors outlined by the above specifications and continues to function as expected.

HX3 has a built-in ESD protection on all pins. The ESD protection level provided on these ports is 2.2 kV Human Body Model (HBM) based on the JESD22-A114 specification.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °	°C
Operating temperature40 °C to +85 °C)

Electrical Specifications

HX3 meets all USB-IF Electrical Compliance specifications.

DC Electrical Characteristics


Table 8. DC Electrical Characteristics

Electrostatic discharge voltage	2200 V
Oscillator or crystal frequency	26 MHz ±150 ppm
I/O voltage supply	3 V to 3.6 V
Maximum input sink current per I/O	4 mA

Parameter	Description	Conditions	Min	Тур	Max	Units
DVDD12	1.2 V core supply	_	1.14	1.2	1.26	V
		Normal operation	1.14	1.2	1.26	V
VDD_EFUSE	eFuse supply	Programming	2.5	2.6	2.7	V
AVDD12	1.2 V analog supply	_	1.14	1.2	1.26	V
VDD_IO	3.3 V I/O supply	_	3	3.3	3.6	V
AVDD33	3.3 V analog supply	_	3	3.3	3.6	V
V _{IH}	Input HIGH voltage	_	0.7 × VDD_IO	-	VDD_IO	V
V _{IL}	Input LOW voltage	_	0	-	0.3 × VDD_IO	V
V _{OH}	Output HIGH voltage	Output HIGH voltage at I _{OH} ≤ +4 mA	2.4	_	-	V
V _{OL}	Output LOW voltage	Output LOW voltage at $I_{OL} \ge -4$ mA	-	-	0.4	V
I _{OS}	Input sink current	LED GPIO usage	-	-	4	mA
I _{IX}	Input leakage current	All I/O signals held at VDD_IO or GND	-1	_	1	μA
I _{OZ}	Output HI-Z leakage current	_	-	—	10	μA
I _{CC}	1.2 V supplies combined operating current	_	-	410	526	mA
I _{CC}	3.3 V supplies combined operating current	-	-	260	286	mA
V _{RAMP}	Voltage ramp rate on core and I/O supplies	Voltage ramp must be monotonic	0.2	_	50	V/ms
V _N	Noise level permitted on core and I/O supplies	Max p-p noise level permitted on all supplies except AVDD	-	-	100	mV
V _{N_USB}	Noise level permitted on AVDD12 and AVDD33 supply	Max p-p noise level permitted USB supply	_	-	20	mV



Ordering Code Definitions





Packaging

Table 12. Package Characteristics

Parameter	Description	Min	Тур	Max	Units
T _A	Operating ambient temperature	-40	-	85	°C
TJ	Operating junction temperature	-40	-	125	°C
T _{JA}	Package J _A (68-pin QFN)	-	16.2	-	°C/W
T _{JA}	Package J _A (88-pin QFN)	-	15.7	_	°C/W
T _{JA}	Package J _A (100-ball BGA)	-	35	-	°C/W
T _{JC}	Package J _C (68-pin QFN)	-	23.8	-	°C/W
T _{JC}	Package J _C (88-pin QFN)	-	18.9	-	°C/W
T _{JC}	Package J _C (100-ball BGA)	-	12	-	°C/W

Table 13. Solder Reflow Peak Temperature


Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
68-pin QFN	260 °C	30 seconds
88-pin QFN	260 °C	30 seconds
100-ball BGA	260 °C	30 seconds

Table 14. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL
68-pin QFN	MSL 3
88-pin QFN	MSL 3
100-ball BGA	MSL 3



Package Diagrams







001-76569 *B



Silicon Revision History

This datasheet is applicable for the USB-IF certified (TID# 330000060) HX3 Rev. *D and Rev. *C Silicon.

Rev. *D: This Silicon revision improves the yield of HX3, and is drop-in compatible for all the part numbers. There is no need to change the board design or layout to use the HX3 Rev. *D Silicon. Products are completely compatible with the HX3 Rev. *C Silicon.

Rev. *C: This Silicon revision fixes the errata applicable to the Rev. *A Silicon.

The following table defines the changes between Rev. *A, Rev. *C, and Rev. *D Silicon.

No.	Items	Part Numbers	Rev. *A	Rev. *C	Rev. *D
1	USB-IF Compliance	Δ11	Requires firmware on external EEPROM	No external EEPROM required	No external EEPROM required
	FS-only hub or host connected to HX3 Upstream Port	All	Not supported	Supported	Supported
3	Suspend Power	All	90 mW	37.8 mW	37.8 mW

Method of Identification

Markings on row 3 of the HX3 package differentiate Rev. *D Silicon from Rev. *C Silicon and Rev. *A Silicon as indicated in the example below. Cypress maintains traceability of product to wafer level, including wafer fabrication location, through the lot number marked on the package.

HX3 REV *A SILICON



HX3 REV *C SILICON



HX3 REV *D SILICON





Document History Page

Revision	ECN	Orig. of	Submission Date	Description of Change
*E	4271496	Change MURT	02/21/2014	Changed status from Preliminary to Final.
L	427 1490		02/21/2014	
*F	4291210	MURT	02/25/2014	Post to external web.
*G	4308926	MURT	03/14/2014	Updated System Interfaces: Updated Configuration Options: Updated HX3 as I2C Slave: Updated Table 7.
*H	4463533	MURT	08/01/2014	Updated Features: Updated TID#. Updated Electrical Specifications: Updated Power Consumption: Updated Table 9: Updated details corresponding to suspend power. Removed Errata.
*	4483117	RAJM	08/22/2014	Added Silicon Revision History.
*J	4499514	RAJM	09/15/2014	Added BGA package information.
*K	4582512	PRJI	11/28/2014	Updated HX3 Product Options: Updated Table 1. Updated Pin Information: Updated Table 4.
*L	4632890	НВМ	01/20/2015	Updated Pin Information: Updated Figure 12. Updated Figure 13. Updated Table 4. Added Packaging. Updated Package Diagrams: spec 51-85209 – Changed revision from *D to *E.
*M	4669639	HBM	02/24/2015	No technical updates. Completing Sunset Review.
*N	4764583	HBM	05/13/2015	Updated Package Diagrams: spec 001-76569 – Changed revision from *A to *B. Updated Silicon Revision History. Updated Method of Identification.
*0	4941772	НВМ	11/25/2015	Updated HX3 Product Options: Updated Table 1: Included CYUSB2302-68LTXI and CYUSB2304-68LTXI part numbers related information. Updated Ordering Information: Updated Table 11: Updated part numbers.
*P	5466603	НВМ	10/20/2016	Updated Features: Replaced "USB 3.0-Certified Hub, TID# 330000060" with "USB-IF Certified Hub, TID# 330000060, 30000074". Updated Package Diagrams: spec 51-85209 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuctation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-73643 Rev. *P

Revised October 20, 2016

Page 42 of 42

Ghost Charge™ and Shared Link™ are trademarks of Cypress Semiconductor Corporation