



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	3MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	26
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-QFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc11d0cfbe3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Chapters



General Description

1.10 Non-Maskable Interrupt/Programming Voltage (XIRQ/V_{PP})

The \overline{XIRQ} input provides the capability for asynchronously applying non-maskable interrupts to the MCU after a power-on reset (POR). During reset, the X bit in the condition code register (CCR) is set masking any interrupt until enabled by software. This level-sensitive input requires an external pullup resistor to V_{DD} .

In the programming configuration of the bootstrap mode, this pin is used to supply one-time programmable read-only memory (OTPROM) programming voltage, V_{PP}, to the MCU. To avoid programming accidents during reset, this pin should be equal to V_{DD} during normal operation unless XIRQ is active.

1.11 MODA and MODB (MODA/LIR and MODB/V_{STBY})

As reset transitions, these pins are used to latch the part into one of the four central processor unit (CPU) controlled modes of operation. The \overline{LIR} output can be used as an aid to debugging once reset is completed. The open-drain \overline{LIR} pin goes to an active low during the first E-clock cycle of each instruction and remains low for the duration of that cycle. The V_{STBY} input is used to retain random-access memory (RAM) contents during power down.

1.12 Read/Write (R/W)

This pin performs either of two separate functions, depending on the operating mode.

- In single-chip and bootstrap modes, R/W functions as input/output port D bit 7. Refer to Chapter 5 Input/Output (I/O) Ports for further information.
- In expanded multiplexed and test modes, R/W performs a read/write function. R/W controls the direction of transfers on the external data bus.

1.13 Port D Bit 6/Address Strobe (PD6/AS)

This pin performs either of two separate functions, depending on the operating mode.

- In single-chip and bootstrap modes, the pin functions as input/output port D bit 6.
- In the expanded multiplexed and test modes, it provides an address strobe (AS) function. AS is used to demultiplex the address and data signals at port C.

Refer to Chapter 2 Operating Modes and Memory for further information.

1.14 Input/Output Lines (PA7–PA0, PB7–PB0, PC7–PC0, and PD7–PD0)

In the 44-pin PLCC package, 32 input/output lines are arranged into four 8-bit ports: A, B, C, and D. The lines of ports B, C, and D are fully bidirectional. Port A has two bidirectional, three input-only, and three output-only lines in the 44-pin PLCC packaging. In the 40-pin DIP, two of the output-only lines are not bonded.

Each of these four ports serves a purpose other than input/output (I/O), depending on the operating mode or peripheral functions selected.

NOTE

Ports B, C, and two bits of port D are available for I/O functions only in single-chip and bootstrap modes.



Refer to Table 1-1 for details about the functions of the 32 port signals within different operating modes.

Port/Bit	Single-Chip and Bootstrap Mode	Expanded Multiplexed and Special Test Mode				
PA0	PA0/IC3					
PA1	PA1	/IC2				
PA2	PA2	/IC1				
PA3	PA3/OC5/IC4	l/and-or OC1				
PA4 ⁽¹⁾	PA4/OC4/a	and-or OC1				
PA5	PA5/OC3/a	and-or OC1				
PA6 ⁽¹⁾	PA6/OC2/a	and-or OC1				
PA7	PA7/PAI/a	nd-or OC1				
PB0	PB0	A8				
PB1	PB1	A9				
PB2	PB2	A10				
PB3	PB3	A11				
PB4	PB4	A12				
PB5	PB5	A13				
PB6	PB6	A14				
PB7	PB7	A15				
PC0	PC0	A0/D0				
PC1	PC1	A1/D1				
PC2	PC2	A2/D2				
PC3	PC3	A3/D3				
PC4	PC4	A4/D4				
PC5	PC5	A5/D5				
PC6	PC6	A6/D6				
PC7	PC7	A7/D7				
PD0	PD0,	/RxD				
PD1	PD1.	/TxD				
PD2	PD2/	MISO				
PD3	PD3/	MOSI				
PD4	PD4/	/SCK				
PD5	PDS	5/SS				
PD6	PD6	AS				
PD7	PD7	R/W				

Table 1-1. Port Signal Functions

1. In the 40-pin package, pins PA4 and PA6 are not bonded. Their associated I/O and output compare functions are not available externally. They can still be used as internal software timers, however.



Memory Map

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 01A	Timer Output Compare Register 3 High (TOC3) See page 92	Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000 page 02.	Reset:	1	1	1	1	1	1	1	1
\$ 0 01B	Timer Output Compare Register 3 Low (TOC3) See page 92	Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	000 page 02.	Reset:	1	1	1	1	1	1	1	1
\$ 0 01C	Timer Output Compare Register 4 High (TOC4) See page 92.	Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000 page 02.	Reset:	1	1	1	1	1	1	1	1
\$ 0 01D	Timer Output Compare Register 4 Low (TOC4) See page 92.	Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	000 page 01.	Reset:	1	1	1	1	1	1	1	1
	Timer Input Capture 4/	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
\$ 0 01E	(TI4/O5)	Write:								
	See page 90.	Reset:	1	1	1	1	1	1	1	1
	Timer Input Capture 4/	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$ 0 01F	(TI4/O5)	Write:								
	See page 90.	Reset:	1	1	1	1	1	1	1	1
\$ 0 020	Timer Control 1 Register (TCTL1)	Read: Write:	OM2	OL2	OM3	OL3	OM4	OL4	OM5	OL5
	See page 95.	Reset:	0	0	0	0	0	0	0	0
\$ 0 021	Timer Control Register 2 (TCTL2)	Read: Write:	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A
	See page 89.	Reset:	0	0	0	0	0	0	0	0
\$ 0 022	Timer Interrupt Mask 1 Register (TMSK1)	Read: Write:	OC1I	OC2I	OC3I	OC4I	I4/05I	IC1I	IC2I	IC3I
	See page 95.	Reset:	0	0	0	0	0	0	0	0
\$ 0 023	Timer Interrupt Flag 1 Register (TFLG1)	Read: Write:	OC1F	OC2F	OC3F	OC4F	14/05F	IC1F	IC2F	IC3F
	See page 96.	Reset:	0	0	0	0	0	0	0	0
\$ 0 024	Timer Interrupt Mask 2 Register (TMSK2)	Read: Write:	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0
	See page 96.	Reset:	0	0	0	0	0	0	0	0
\$ 0 025	Timer Interrupt Flag 2 Register (TFLG2)	Read: Write:	TOF	RTIF	PAOVF	PAIF	0	0	0	0
	See page 97.	Reset:	0	0	0	0	0	0	0	0
				= Unimpler	nented	R	= Reserved	Ł	U = Unaffec	ted

Figure 2-2. Register and Control Bit Assignments (Sheet 3 of 5)

Programmable Read-Only Memory (PROM)



ROMON — **PROM** Enable Bit

This bit is set out of reset, enabling the EPROM or OTPROM in all modes. This bit is writable once in normal modes (SMOD = 0), but is writable at any time in special modes (SMOD = 1).

1 = PROM is present in the memory map.

0 = PROM is disabled from the memory map.

NOTE

In expanded mode out of reset, the EPROM or OTPROM is located at \$7000-\$7FFF. In all other modes, the PROM resides at \$F000-\$FFFF.

2.4 Programmable Read-Only Memory (PROM)

The MC68HC711D3 has 4-Kbytes of one-time programmable read-only memory (OTPROM). The PROM address is \$F000–\$FFFF in all modes except expanded multiplexed. In expanded- multiplexed mode, the PROM is located at \$7000–\$7FFF after reset.

The on-chip read-only memory (ROM) of an MC68HC711D3 is programmed in MCU mode. In this mode, the PROM is programmed through the MCU in the bootstrap or test modes. The erased state of a PROM byte is \$FF.

Using the on-chip OTPROM programming feature requires an external 12-volt nominal power supply (V_{PP}). Normal programming is accomplished using the OTPROM programming register (PPROG).

As described in the following subsections, these two methods of programming and verifying EPROM are possible:

- 1. Programming an individual EPROM address
- 2. Programming the EPROM with downloaded data

2.4.1 Programming an Individual EPROM Address

In this method, the MCU programs its own EPROM by controlling the PPROG register. Use these procedures to program the EPROM through the MCU with:

- The ROMON bit set in the CONFIG register
- The 12-volt nominal programming voltage present on the XIRQ/V_{PP} pin
- The IRQ pin must be pulled high.

EPROG	LDAB STAB	#\$20 \$003B	Set ELAT bit (PGM = 0) to enable EPROM latches.
	STAA LDAB	\$0,X #\$21	Store data to EPROM address
	STAB	\$003B	Set PGM bit with ELAT = 1 to enable EPROM programming voltage
	JSR	DLYEP	Delay 2-4 ms
	CLR	\$003B	Turn off programming voltage and set to READ mode



Central Processor Unit (CPU)

3.2.1 Accumulators A, B, and D

Accumulators A and B are general-purpose 8-bit registers that hold operands and results of arithmetic calculations or data manipulations. For some instructions, these two accumulators are treated as a single double-byte (16-bit) accumulator called accumulator D. Although most instructions can use accumulators A or B interchangeably, these exceptions apply:

- The ABX and ABY instructions add the contents of 8-bit accumulator B to the contents of 16-bit register X or Y, but there are no equivalent instructions that use A instead of B.
- The TAP and TPA instructions transfer data from accumulator A to the condition code register or from the condition code register to accumulator A. However, there are no equivalent instructions that use B rather than A.
- The decimal adjust accumulator A (DAA) instruction is used after binary-coded decimal (BCD) arithmetic operations, but there is no equivalent BCD instruction to adjust accumulator B.
- The add, subtract, and compare instructions associated with both A and B (ABA, SBA, and CBA) only operate in one direction, making it important to plan ahead to ensure that the correct operand is in the correct accumulator.

3.2.2 Index Register X (IX)

The IX register provides a 16-bit indexing value that can be added to the 8-bit offset provided in an instruction to create an effective address. The IX register can also be used as a counter or as a temporary storage register.

3.2.3 Index Register Y (IY)

The 16-bit IY register performs an indexed mode function similar to that of the IX register. However, most instructions using the IY register require an extra byte of machine code and an extra cycle of execution time because of the way the opcode map is implemented. Refer to 3.4 Opcodes and Operands for further information.

3.2.4 Stack Pointer (SP)

The M68HC11 CPU has an automatic program stack. This stack can be located anywhere in the address space and can be any size up to the amount of memory available in the system. Normally, the SP is initialized by one of the first instructions in an application program. The stack is configured as a data structure that grows downward from high memory to low memory. Each time a new byte is pushed onto the stack, the SP is decremented. Each time a byte is pulled from the stack, the SP is incremented. At any given time, the SP holds the 16-bit address of the next free location in the stack. Figure 3-2 is a summary of SP operations.

When a subroutine is called by a jump-to-subroutine (JSR) or branch-to- subroutine (BSR) instruction, the address of the instruction after the JSR or BSR is automatically pushed onto the stack, least significant byte first. When the subroutine is finished, a return-from-subroutine (RTS) instruction is executed. The RTS pulls the previously stacked return address from the stack and loads it into the program counter. Execution then continues at this recovered return address.

When an interrupt is recognized, the current instruction finishes normally, the return address (the current value in the program counter) is pushed onto the stack, all of the CPU registers are pushed onto the stack, and execution continues at the address specified by the vector for the interrupt.



Table 3-2. Instruction Set (Sheet 7 of 8)

Mnemonic	Operation	Description	4	ddressing	Instruction				Co	onditio	on Codes						
whenome	Operation	Description		Mode	Op	ocode	0	perand	Cycles	S	Х	Н	I	N	z	v	С
RTS	Return from Subroutine	See Figure 3-2		INH		39		_	5	-	_	_	_	-	_	-	_
SBA	Subtract B from A	$A - B \Rightarrow A$		INH		10		_	2	—	_	—	—	Δ	Δ	Δ	Δ
SBCA (opr)	Subtract with Carry from A	$A - M - C \Rightarrow A$	A A A A	IMM DIR EXT IND,X IND,Y	18	82 92 B2 A2 A2	ii dd hh ff ff	11	2 3 4 4 5	_	_	_	—	Δ	Δ	Δ	Δ
SBCB (opr)	Subtract with Carry from B	$B-M-C\RightarrowB$	B B B B B	IMM DIR EXT IND,X IND,Y	18	C2 D2 F2 E2 E2	ii dd hh ff ff	11	2 3 4 4 5	_	_	_	_	Δ	Δ	Δ	Δ
SEC	Set Carry	$1 \Rightarrow C$		INH		0D		—	2	_	—	_	—			—	1
SEI	Set Interrupt Mask	1 ⇒ I		INH		0F		—	2	—	_	—	1	-	—	_	_
SEV	Set Overflow Flag	$1 \Rightarrow V$		INH		0B		-	2	-	_	_	_	-	_	1	_
STAA (opr)	Store Accumulator A	$A \Rightarrow M$	A A A A	DIR EXT IND,X IND,Y	18	97 B7 A7 A7	dd hh ff ff	11	3 4 4 5	_		_	_	Δ	Δ	0	
STAB (opr)	Store Accumulator B	$B \Rightarrow M$	B B B	DIR EXT IND,X IND,Y	18	D7 F7 E7 E7	dd hh ff ff	11	3 4 4 5	_	_	_	_	Δ	Δ	0	_
STD (opr)	Store Accumulator D	$A \Rightarrow M, B \Rightarrow M + 1$		DIR EXT IND,X IND,Y	18	DD FD ED ED	dd hh ff ff	11	4 5 5 6	_		_	_	Δ	Δ	0	_
STOP	Stop Internal Clocks	—		INH		CF		_	2	—	_	_	—	_	_	_	_
STS (opr)	Store Stack Pointer	$SP \Rightarrow M : M + 1$		DIR EXT IND,X IND,Y	18	9F BF AF AF	dd hh ff ff	11	4 5 5 6	—		_	—	Δ	Δ	0	_
STX (opr)	Store Index Register X	$IX \Rightarrow M : M + 1$		DIR EXT IND,X IND,Y	CD	DF FF EF EF	dd hh ff ff	11	4 5 5 6	—		_	_	Δ	Δ	0	_
STY (opr)	Store Index Register Y	$IY \Rightarrow M : M + 1$		DIR EXT IND,X IND,Y	18 18 1A 18	DF FF EF EF	dd hh ff ff	11	5 6 6	—		_	_	Δ	Δ	0	_
SUBA (opr)	Subtract Memory from A	$A - M \Rightarrow A$	A A A A	IMM DIR EXT IND,X IND,Y	18	80 90 B0 A0 A0	ii dd hh ff ff	11	2 3 4 4 5	_	_	_	_	Δ	Δ	Δ	Δ
SUBB (opr)	Subtract Memory from B	$B-M\RightarrowB$	A A A A A	IMM DIR EXT IND,X IND,Y	18	C0 D0 F0 E0 E0	ii dd hh ff ff	11	2 3 4 5		_	_	_	Δ	Δ	Δ	Δ
SUBD (opr)	Subtract Memory from D	$D - M : M + 1 \Rightarrow D$		IMM DIR EXT IND,X IND,Y	18	83 93 B3 A3 A3	jj dd hh ff ff	kk 11	4 5 6 7	_	_	_	_	Δ	Δ	Δ	Δ
SWI	Software Interrupt	See Figure 3-2		INH		3F		_	14	-	_	_	1	_	_	_	_
TAB	Transfer A to B	$A \Rightarrow B$		INH		16			2	—	_	_	—	Δ	Δ	0	
TAP	Transfer A to CC Register	$A \Rightarrow CCR$		INH		06		_	2	Δ	\downarrow	Δ	Δ	Δ	Δ	Δ	Δ



Interrupts



Figure 4-4. Processing Flow Out of Reset (Sheet 1 of 2)



Serial Communications Interface (SCI)

IDLE — Idle Line Detected Flag

This flag is set if the RxD line is idle. Once cleared, IDLE is not set again until the RxD line has been active and becomes idle again. The IDLE flag is inhibited when RWU = 1. Clear IDLE by reading SCSR with IDLE set and then reading SCDR.

0 = RxD line active

1 = RxD line idle

OR — Overrun Error Flag

OR is set if a new character is received before a previously received character is read from SCDR. Clear the OR flag by reading SCSR with OR set and then reading SCDR.

0 = No overrun

1 = Overrun detected

NF — Noise Error Flag

NF is set if majority sample logic detects anything other than a unanimous decision. Clear NF by reading SCSR with NF set and then reading SCDR.

0 = Unanimous decision

1 = Noise detected

FE — Framing Error Bit

FE is set when a 0 is detected where a stop bit was expected. Clear the FE flag by reading SCSR with FE set and then reading SCDR.

0 =Stop bit detected

1 = Zero detected

6.7.5 Baud Rate Register

The baud rate register (BAUD) is used to select different baud rates for the SCI system. The SCP1 and SCP0 bits function as a prescaler for the SCR2–SCR0 bits. Together, these five bits provide multiple baud rate combinations for a given crystal frequency. Normally, this register is written once during initialization. The prescaler is set to its fastest rate by default out of reset and can be changed at any time. Refer to Table 6-1 and Table 6-2 for normal baud rate selections.



Figure 6-7. Baud Rate Register (BAUD)

TCLR — Clear Baud Rate Counters (Test)

RCKB — SCI Baud Rate Clock Check (Test)



Serial Communications Interface (SCI)



Figure 6-8. SCI Baud Rate Diagram



Serial Communications Interface (SCI)



Figure 6-9. Interrupt Source Resolution within SCI





PR1 and PR0 — Timer Prescaler Select Bits

Refer to Table 8-4.

NOTE

Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

8.5.2 Timer Interrupt Flag 2 Register

Bits of the timer interrupt flag 2 register (TFLG2) indicate the occurrence of timer system events. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Each bit of TFLG2 corresponds to a bit in TMSK2 in the same position.



Figure 8-17. Timer Interrupt Flag 2 Register (TFLG2)

Clear flags by writing a 1 to the corresponding bit position(s).

TOF — Timer Overflow Interrupt Flag

Set when TCNT changes from \$FFFF to \$0000

RTIF — Real-Time Interrupt Flag

The RTIF status bit is automatically set to 1 at the end of every RTI period. To clear RTIF, write a byte to TFLG2 with bit 6 set.

PAOVF — Pulse Accumulator Overflow Interrupt Flag

Refer to 8.7 Pulse Accumulator.

PAIF — Pulse Accumulator Input Edge Interrupt Flag Refer to 8.7 Pulse Accumulator.

Bits 3–0 — Not implemented

Always read 0.

8.5.3 Pulse Accumulator Control Register

Bits RTR1 and RTR0 of the pulse accumulator control register (PACTL) select the rate for the real-time interrupt system. Bit DDRA3 determines whether port A bit three is an input or an output when used for general-purpose I/O. The remaining bits control the pulse accumulator.



Figure 8-18. Pulse Accumulator Control Register (PACTL)



Programmable Timer



Electrical Characteristics



Note: Measurement points shown are 20% and 70% of $V_{\text{DD}}.$





Serial Peripheral Interface Timing



Note: Not defined but normally MSB of character just received





Note: Not defined but normally LSB of character previously transmitted

Figure 9-14. SPI Slave Timing (CPHA = 1)



Chapter 10 Ordering Information and Mechanical Specifications

10.1 Introduction

This section provides ordering information for the MC68HC711D3. In addition, mechanical specifications are provided for the following packaging options:

- 40-pin plastic dual in-line package (DIP)
- 44-pin plastic leaded chip carrier (PLCC)
- 44-pin plastic quad flat pack (QFP)

10.2 Ordering Information

Package Type	Temperature	MC Order Number					
Fackage Type	remperature	2 MHz	3 MHz				
40-pin DIP	–40 to +85°C	MC68HC711D3CP2	MC68HC711D3CP3				
44 pip PLCC	–40 to +85°C	MC68HC711D3CFN2	MC68HC711D3CFN3				
44-piil F 200	-40 to +105°C	MC68HC711D3VFN2	MC68HC711D3VFN3				
44-pin QFP	–40 to +85°C	MC68HC711D3CFB2	MC68HC711D3CFB3				

Table 10-1. MC Order Numbers

10.3 40-Pin DIP (Case 711-03)



NOTES:

- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	51.69	52.45	2.035	2.065		
В	13.72	14.22	0.540	0.560		
С	3.94	5.08	0.155	0.200		
D	0.36	0.36 0.56 0.014 0				
F	1.02	1.52	0.040	0.060		
G	2.54	BSC	0.100 BSC			
Н	1.65	1.65 2.16		0.085		
-	0.20	0.38	0.008	0.015		
Κ	2.92	3.43	0.115	0.135		
L	15.24	BSC	0.600	BSC		
М	0 °	15°	00	15°		
N	0.51	1.02	0.020	0.040		



A.4 Memory Map



Figure A-4. MC68HC11Dx⁽¹⁾ Memory Map

A.5 MC68HC11D3 and MC68HC11D0 Electrical Characteristics

The parameters given in Chapter 9 Electrical Characteristics apply to the MC68HC11D3 and MC68HC11D0 with the exceptions given here.

A.5.1 Functional Operating Temperature Range

Rating	Symbol	Value	Unit
Operating temperature range MC68HC11D0C	Τ _Α	T _L to T _H –40 to +85	°C

A.5.2 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Package thermal resistance (junction-to-ambient) 44-pin plastic leaded chip carrier (PLCC) 44-pin plastic quad flat pack (QFP	Θ_{JA}	50 85	°C/W

^{1.} MC68HC11D0 only operates in expanded multiplexed mode and bootstrap mode.



MC68HC11D3 and MC68HC11D0



Appendix B MC68L11D0

B.1 Introduction

The MC68L11D0 is an extended-voltage version of the MC68HC11D0 microcontroller that can operate in applications that require supply voltages as low as 3.0 volts. Operation is identical to that of the MC68HC11D0 (see Appendix A MC68HC11D3 and MC68HC11D0) in all aspects other than electrical parameters, as shown in this appendix.

Features of the MC68HC11D0 include:

- Suitable for battery-powered portable and hand-held applications
- Excellent for use in devices such as remote sensors and actuators
- Operating performance is same at 5 V and 3 V

B.2 MC68L11D0 Electrical Characteristics

The parameters given in Chapter 9 Electrical Characteristics apply to the MC68L11D0 with the exceptions given here.

B.2.1 Functional Operating Temperature Range

Rating	Symbol	Value	Unit
Operating temperature range	T _A	T _L to T _H –20 to +70	°C

B.2.2 DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Output voltage ⁽²⁾ All outputs except XTAL $I_{Load} = \pm 10.0 \mu AAII$ outputs except XTAL, RESET, and MODA	V _{OL} V _{OH}	 V _{DD} – 0.1	0.1	V
Output high voltage ⁽¹⁾ All outputs except XTAL, RESET, and MODA $I_{Load} = -0.5 \text{ mA}, V_{DD} = 3.0 \text{ V}$ $I_{Load} = -0.8 \text{ mA}, V_{DD} = 4.5 \text{ V}$	V _{OH}	V _{DD} – 0.8	_	V
Output low voltage All outputs except XTAL $I_{Load} = 1.6 \text{ mA}, V_{DD} = 5.0 \text{ V}$ $I_{Load} = 1.0 \text{ mA}, V_{DD} = 3.0 \text{ V}$	V _{OL}	_	0.4	V

The dc electrical table continues on next page.



B.2.6 Serial Peripheral Interface Timing

Num	Characteristic(1)	Symbol	1.0	MHz	2.0 MHz		
Num	Characteristic	Symbol	Min	Max	Min	Мах	Unit
	Operating frequency Master Slave	f _{op(m)} f _{op(s)}	dc dc	0.5 1.0	dc dc	0.5 2.0	f _{op} MHz
1	Cycle time Master Slave	t _{cyc(m)} t _{CYC(s)}	2.0 1000	_	2.0 500	_	t _{cyc} ns
2	Enable lead time Master ⁽²⁾ Slave	t _{lead(m)} t _{lead(s)}	 500	_	 250	_	ns
3	Enable lag time Master ⁽²⁾ Slave	t _{lag(m)} t _{lag(s)}	 500		 250		ns
4	Clock (SCK) high time Master Slave	t _{w(SCKH)m} t _{w(SCKH)s}	680 380		340 190	_	ns
5	Clock (SCK) low time Master Slave	t _{w(SCKL)m} t _{w(SCKL)s}	680 380		340 190	_	ns
6	Data setup time (inputs) Master Slave	t _{su(m)} t _{su(s)}	100 100		100 100	_	ns
7	Data hold time (inputs) Master Slave	t _{h(m)} t _{h(s)}	100 100		100 100	_	ns
8	Access time (time to data active from high-impedance state) Slave	t _a	0	120	0	120	ns
9	Disable time (hold time to high-impedance state) Slave	t _{dis}	_	240	_	240	ns
10	Data valid (after enable edge) ⁽³⁾	t _{v(s)}	—	240		240	ns
11	Data hold time (outputs) (after enable edge)	t _{ho}	0	_	0		ns
12	Rise time (20% V_{DD} to 70% V_{DD} , C_L = 200 pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and SS)	t _{rm} t _{rs}	_	100 2.0	_	100 2.0	ns µs
13	Fall time (70% V_{DD} to 20% V_{DD} , $C_L = 200 \text{ pF}$) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and SS)	t _{fm} t _{fs}		100 2.0		100 2.0	ns µs

1. V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H. All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless otherwise noted.

2. Signal production depends on software.

3. Assumes 100 pF load on all SPI pins.