

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	2MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	26
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc711d3vfne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **List of Chapters**

Chapter 1 General Description	13
Chapter 2 Operating Modes and Memory	21
Chapter 3 Central Processor Unit (CPU)	33
Chapter 4 Resets, Interrupts, and Low-Power Modes	47
Chapter 5 Input/Output (I/O) Ports	61
Chapter 6 Serial Communications Interface (SCI)	65
Chapter 7 Serial Peripheral Interface (SPI)	77
Chapter 8 Programmable Timer	85
Chapter 9 Electrical Characteristics	105
Chapter 10 Ordering Information and Mechanical Specifications	121
Appendix A MC68HC11D3 and MC68HC11D0	125
Appendix B MC68L11D0	131



#### **Table of Contents**

## Chapter 3 Central Processor Unit (CPU)

	` ,	
3.1	Introduction	33
3.2	CPU Registers	33
3.2.1	Accumulators A, B, and D	
3.2.2	Index Register X (IX)	34
3.2.3	Index Register Y (IY)	34
3.2.4	Stack Pointer (SP)	34
3.2.5	Program Counter (PC)	
3.2.6	Condition Code Register (CCR)	36
3.2.6.1	Carry/Borrow (C)	
3.2.6.2		
3.2.6.3		
3.2.6.4		
3.2.6.5		
3.2.6.6		
3.2.6.7		
3.2.6.8		
3.3	Data Types	37
3.4	Opcodes and Operands	38
3.5	Addressing Modes	
3.5.1	Immediate	
3.5.2	Direct	
3.5.3	Extended	
3.5.4	Indexed	39
3.5.5	Inherent	
3.5.6	Relative	39
3.6	Instruction Set	39
	Chapter 4	
	Resets, Interrupts, and Low-Power Modes	
4.1	Introduction	
4.2	Res <u>ets</u>	
4.2.1	RESET Pin	
4.2.2	Power-On Reset (POR)	47
4.2.3	Computer Operating Properly (COP) Reset	
4.2.4	Clock Monitor Reset	
4.2.5	System Configuration Options Register	
4.3	Interrupts	
4.3.1	Software Interrupt (SWI)	
4.3.2	Illegal Opcode Trap	
4.3.3	Real-Time Interrupt (RTI)	
4.3.4	Interrupt Mask Bits in the CCR	
4.3.5	Priority Structure	
4.3.6	Highest Priority I Interrupt and Miscellaneous Register (HPRIO)	58



9.8	Expansion Bus Timing	115
9.9	Serial Peripheral Interface Timing	117
	Chapter 10	
	Ordering Information and Mechanical Specifications	
10.1	Introduction	121
10.2	Ordering Information	121
10.3	40-Pin DIP (Case 711-03)	121
10.4	44-Pin PLCC (Case 777-02)	122
10.5	44-Pin QFP (Case 824A-01)	123
	Appendix A	
	MC68HC11D3 and MC68HC11D0	
<b>A.1</b>	Introduction	125
A.2	Block Diagram	126
A.3	Pin Assignments	127
A.4	Memory Map	128
A.5	MC68HC11D3 and MC68HC11D0 Electrical Characteristics	
A.5.1		
A.5.2		
A.6	Ordering Information	129
	Appendix B	
	MC68L11D0	
B.1	Introduction	
B.2	MC68L11D0 Electrical Characteristics	
B.2.1 B.2.2		
B.2.3		
B.2.4		
B.2.5	The state of the s	
B.2.6	· · · · · · · · · · · · · · · · · · ·	
B.3	Ordering Information	136






Figure 1-2. Pin Assignments for 40-Pin Plastic DIP





Figure 1-3. Pin Assignments for 44-Pin PLCC



#### **Operating Modes and Memory**



MODB	MODA	Mode Selected
1	0	Single-chip (mode 0)
1	1	Expanded multiplexed (mode 1)
0	0	Special bootstrap
0	1	Special test

Figure 2-1. MC68HC711D3 Memory Map



#### **Operating Modes and Memory**

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$ <b>0</b> 026	Pulse Accumulator Control Register (PACTL)	Read: Write:	DDRA7	PAEN	PAMOD	PEDGE	DDRA3	I4/O5	RTR1	RTR0
	See pages 99 and 102.	Reset:	0	0	0	0	0	0	0	0
\$ <b>0</b> 027	Pulse Accumulator Count Register (PACNT)	Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	See page 103.	Reset:				Unaffecte	d by reset			
\$ <b>0</b> 028	SPI Control Register (SPCR)	Read: Write:	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0
	See page 81.	Reset:	0	0	0	0	0	1	U	U
\$ <b>0</b> 029	SPI Status Register (SPSR)	Read: Write:	SPIF	WCOL	0	MODF	0	0	0	0
	See page 82.	Reset:	0	0	0	0	0	0	0	0
\$ <b>0</b> 02A	SPI Data I/O Register (SPDR)	Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	See page 83.	Reset:				Unaffecte	d by reset			
\$ <b>0</b> 02B	Baud Rate Register (BAUD)	Read: Write:	TCLR	0	SCP1	SCP0	RCKB	SCR2	SCR1	SCR0
	See page 72.	Reset:	0	0	0	0	0	U	U	U
\$ <b>0</b> 02C	SCI Control Register 1 (SCCR1)	Read: Write:	R8	Т8	0	М	WAKE	0	0	0
	See page 70.	Reset:	U	U	0	0	0	0	0	0
\$ <b>0</b> 02D	SCI Control Register 2 (SCCR2)	Read: Write:	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
	See page 70.	Reset:	0	0	0	0	0	0	0	0
\$ <b>0</b> 02E	SCI Status Register (SCSR) See page 71.	Read: Write:	TDRE	TC	RDRF	IDLE	OR	NF	FE	0
		Reset:	1	1	0	0	0	0	0	0
\$ <b>0</b> 02F	SCI Data Register (SCDR)	Read: Write:	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0
	See page 69. Res					Unaffecte	d by reset			
\$ <b>0</b> 030 ↓ \$ <b>0</b> 038	Reserved		R	R	R	R	R	R	R	R
,		ļ								
\$ <b>0</b> 039	System Configuration Options Register (OPTION)	Read: Write:	0	0	IRQE	DLY	CME	0	CR1	CR0
	See page 49.	Reset:	0	0	0	1	0	0	0	0
				= Unimpler	mented	R	= Reserved	d	U = Unaffed	eted

Figure 2-2. Register and Control Bit Assignments (Sheet 4 of 5)



# **Chapter 3 Central Processor Unit (CPU)**

#### 3.1 Introduction

This section presents information on M68HC11 central processor unit (CPU):

- Architecture
- Data types
- Addressing modes
- Instruction set
- Special operations such as subroutine calls and interrupts

The CPU is designed to treat all peripheral, input/output (I/O), and memory locations identically as addresses in the 64-Kbyte memory map. This is referred to as memory-mapped I/O. I/O has no instructions separate from those used by memory. This architecture also allows accessing an operand from an external memory location with no execution time penalty.

## 3.2 CPU Registers

M68HC11 CPU registers are an integral part of the CPU and are not addressed as if they were memory locations. The seven registers, discussed in the following paragraphs, are shown in Figure 3-1.




Figure 3-1. Programming Model

MC68HC711D3 Data Sheet, Rev. 2.1



#### **Central Processor Unit (CPU)**

## Table 3-2. Instruction Set (Sheet 4 of 8)

	T		Addressing	li li	nstruction				Co	nditio	n Cod	es		
Mnemonic	Operation	Description	Mode	Opcode	Operand	Cycles	S	Х	Н	ı	N	Z	٧	С
COMA	Ones Complement A	\$FF – A ⇒ A	A INH	43	_	2	_	_	_	_	Δ	Δ	0	1
COMB	Ones Complement B	\$FF – B ⇒ B	B INH	53	_	2	_	_	_	-	Δ	Δ	0	1
CPD (opr)	Compare D to Memory 16-Bit	D – M : M + 1	IMM DIR EXT IND,X IND,Y	1A 83 1A 93 1A B3 1A A3 CD A3	jj kk dd hh 11 ff	5 6 7 7 7	_	_	_	_	Δ	Δ	Δ	Δ
CPX (opr)	Compare X to Memory 16-Bit	IX – M : M + 1	IMM DIR EXT IND,X IND,Y	8C 9C BC AC CD AC	jj kk dd hh 11 ff	4 5 6 6 7	_	_	_	_	Δ	Δ	Δ	Δ
CPY (opr)	Compare Y to Memory 16-Bit	IY – M : M + 1	IMM DIR EXT IND,X IND,Y	18 8C 18 9C 18 BC 1A AC 18 AC	jj kk dd hh ll ff	5 6 7 7 7	_	_	_	_	Δ	Δ	Δ	Δ
DAA	Decimal Adjust A	Adjust Sum to BCD	INH	19	_	2	_	-	_	_	Δ	Δ	Δ	Δ
DEC (opr)	Decrement Memory Byte	$M-1 \Rightarrow M$	EXT IND,X IND,Y	7A 6A 18 6A	hh 11 ff ff	6 6 7	_	_	_	_	Δ	Δ	Δ	_
DECA	Decrement Accumulator A	A − 1 ⇒ A	A INH	4A	_	2	_	_	_	_	Δ	Δ	Δ	_
DECB	Decrement Accumulator B	B − 1 ⇒ B	B INH	5A	_	2	_	_	_	_	Δ	Δ	Δ	_
DES	Decrement Stack Pointer	SP − 1 ⇒ SP	INH	34	_	3	_	_	_	_	_	_	_	_
DEX	Decrement Index Register X	$IX - 1 \Rightarrow IX$	INH	09	_	3	_	-	_	_	_	Δ	-	_
DEY	Decrement Index Register Y	IY − 1 ⇒ IY	INH	18 09	_	4	_	_	_	_	_	Δ	_	_
EORA (opr)	Exclusive OR A with Memory	$A \oplus M \Rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	88 98 B8 A8 18 A8	ii dd hh ll ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_
EORB (opr)	Exclusive OR B with Memory	$B \oplus M \Rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C8 D8 F8 E8	ii dd hh ll ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_
FDIV	Fractional Divide 16 by 16	$D/IX \Rightarrow IX; r \Rightarrow D$	INH	03	_	41	_	_	_	_	_	Δ	Δ	Δ
IDIV	Integer Divide 16 by 16	$D/IX \Rightarrow IX; r \Rightarrow D$	INH	02	_	41	_	_	_	_	_	Δ	0	Δ
INC (opr)	Increment Memory Byte	$M + 1 \Rightarrow M$	EXT IND,X IND,Y	7C 6C 18 6C	hh 11 ff ff	6 6 7	_	_	_	_	Δ	Δ	Δ	_
INCA	Increment Accumulator A	A + 1 ⇒ A	A INH	4C	_	2	_	_	_	_	Δ	Δ	Δ	_
INCB	Increment Accumulator B	B + 1 ⇒ B	B INH	5C	_	2	_	_	_	_	Δ	Δ	Δ	_
INS	Increment Stack Pointer	$SP + 1 \Rightarrow SP$	INH	31	_	3	_	_	_	_	_	_	_	_

#### MC68HC711D3 Data Sheet, Rev. 2.1



#### Resets, Interrupts, and Low-Power Modes




Figure 4-4. Processing Flow Out of Reset (Sheet 2 of 2)



#### 5.4 Port C

Port C is an 8-bit, general-purpose I/O port with a data register (PORTC) and a data direction register (DDRC). In the single-chip mode, port C pins are general-purpose I/O pins (PC7–PC0). In the expanded-multiplexed mode, port C pins are configured as multiplexed address/data pins. During the address cycle, bits 7–0 of the address are output on PC7–PC0. During the data cycle, bits 7–0 (PC7–PC0) are bidirectional data pins controlled by the R/W signal.

#### 5.4.1 Port C Control Register




Figure 5-4. Port C Control Register (PIOC)

#### CWOM — Port C Wire-OR Mode Bit

- 1 = Port C outputs are open drain (to facilitate testing)
- 0 = Port C operates normally

#### 5.4.2 Port C Data Register




Figure 5-5. Port C Data Register (PORTC)

PORTC can be read at any time. Inputs return the sensed levels at the pin, while outputs return the input level of the port C pin drivers. If PORTC is written, the data is stored in an internal latch and can be driven only if port C is configured for general-purpose outputs in single-chip or bootstrap mode.

Port C pins are general-purpose inputs out of reset in single-chip and bootstrap modes. These pins are multiplexed low-order address and data bus lines out of reset in expanded-multiplexed and test modes.

#### 5.4.3 Port C Data Direction Register




Figure 5-6. Data Direction Register for Port C (DDRC)

#### DDC7-DDC0 — Data Direction Bits for Port C

- 1 = Corresponding port C pin is configured as output
- 0 = Corresponding port C pin is configured for input only

MC68HC711D3 Data Sheet, Rev. 2.1






Figure 7-2. SPI Transfer Format

#### 7.4 Clock Phase and Polarity Controls

Software can select one of four combinations of serial clock phase and polarity using two bits in the SPI control register (SPCR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock, and has no significant effect on the transfer format. The clock phase (CPHA) control bit selects one of two different transfer formats. The clock phase and polarity should be identical for the master SPI device and the communicating slave device. In some cases, the phase and polarity are changed between transfers to allow a master device to communicate with peripheral slaves having different requirements.

When CPHA equals 0, the slave select  $(\overline{SS})$  line must be negated and reasserted between each successive serial byte. Also, if the slave writes data to the SPI data register (SPDR) while  $\overline{SS}$  is active low, a write collision error results.

When CPHA equals 1, the SS line can remain low between successive transfers.

## 7.5 SPI Signals

This subsection contains description of the four SPI signals:

- Master in/slave out (MISO)
- Master out/slave in (MOSI)
- Serial clock (SCK)
- Slave select (SS)

#### 7.5.1 Master In/Slave Out (MISO)

MISO is one of two unidirectional serial data signals. It is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.



#### 8.3.1 Timer Control 2 Register

Use the control bits of timer control 2 register (TCTL2) to program input capture functions to detect a particular edge polarity on the corresponding timer input pin. Each of the input capture functions can be independently configured to detect rising edges only, falling edges only, any edge (rising or falling), or to disable the input capture function. The input capture functions operate independently of each other and can capture the same TCNT value if the input edges are detected within the same timer count cycle.



Figure 8-3. Timer Control 2 Register (TCTL2)

#### EDGxB and EDGxA — Input Capture Edge Control

There are four pairs of these bits. Each pair is cleared to 0 by reset and must be encoded to configure the corresponding input capture edge detector circuit. IC4 functions only if the I4/O5 bit in PACTL is set. Refer to Table 8-2 for timer control configuration.

EDGxB	EDGxA	Configuration
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any edge

**Table 8-2. Timer Control Configuration** 

#### 8.3.2 Timer Input Capture Registers

When an edge has been detected and synchronized, the 16-bit free-running counter value is transferred into the input capture register pair as a single 16-bit parallel transfer. Timer counter value captures and timer counter incrementing occur on opposite half-cycles of the phase two clock so that the count value is stable whenever a capture occurs. The timer input capture (TICx) registers are not affected by reset. Input capture values can be read from a pair of 8-bit read-only registers. A read of the high-order byte of an input capture register pair inhibits a new capture transfer for one bus cycle. If a double-byte read instruction, such as LDD, is used to read the captured value, coherency is assured. When a new input capture occurs immediately after a high-order byte read, transfer is delayed for an additional cycle but the value is not lost.




Figure 8-4. Timer Input Capture Registers (TICx)



#### PR1 and PR0 — Timer Prescaler Select Bits

These bits are used to select the prescaler divide-by ratio. In normal modes, PR1 and PR0 can be written once only, and the write must be within 64 cycles after reset. Refer to Table 8-4 for specific timing values.

**Table 8-4. Timer Prescale** 

PR1 and PR0	Prescaler
0 0	1
0 1	4
1 0	8
1 1	16

#### 8.4.10 Timer Interrupt Flag 2 Register

The timer interrupt flag 2 register (TFLG2) bits indicate when certain timer system events have occurred. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Each bit of TFLG2 corresponds to a bit in TMSK2 in the same position.




Figure 8-15. Timer Interrupt Flag 2 Register (TFLG2)

Clear flags by writing a 1 to the corresponding bit position(s).

#### **TOF** — Timer Overflow Interrupt Flag

Set when TCNT changes from \$FFFF to \$0000

#### RTIF — Real-Time (Periodic) Interrupt Flag

Refer to 8.5 Real-Time Interrupt.

#### PAOVF — Pulse Accumulator Overflow Interrupt Flag

Refer to 8.7 Pulse Accumulator.

#### PAIF — Pulse Accumulator Input Edge Interrupt Flag

Refer to 8.7 Pulse Accumulator.

#### Bits 3-0 — Not implemented

Always read 0.



#### PR1 and PR0 — Timer Prescaler Select Bits

Refer to Table 8-4.

#### NOTE

Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

#### 8.5.2 Timer Interrupt Flag 2 Register

Bits of the timer interrupt flag 2 register (TFLG2) indicate the occurrence of timer system events. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Each bit of TFLG2 corresponds to a bit in TMSK2 in the same position.




Figure 8-17. Timer Interrupt Flag 2 Register (TFLG2)

Clear flags by writing a 1 to the corresponding bit position(s).

#### TOF — Timer Overflow Interrupt Flag

Set when TCNT changes from \$FFFF to \$0000

#### RTIF — Real-Time Interrupt Flag

The RTIF status bit is automatically set to 1 at the end of every RTI period. To clear RTIF, write a byte to TFLG2 with bit 6 set.

#### PAOVF — Pulse Accumulator Overflow Interrupt Flag

Refer to 8.7 Pulse Accumulator.

#### PAIF — Pulse Accumulator Input Edge Interrupt Flag

Refer to 8.7 Pulse Accumulator.

#### Bits 3-0 — Not implemented

Always read 0.

#### 8.5.3 Pulse Accumulator Control Register

Bits RTR1 and RTR0 of the pulse accumulator control register (PACTL) select the rate for the real-time interrupt system. Bit DDRA3 determines whether port A bit three is an input or an output when used for general-purpose I/O. The remaining bits control the pulse accumulator.




Figure 8-18. Pulse Accumulator Control Register (PACTL)



#### 8.7.2 Pulse Accumulator Count Register

The 8-bit read/write pulse accumulator count register (PACNT) contains the count of external input events at the PAI input or the accumulated count. The counter is not affected by reset and can be read or written at any time. Counting is synchronized to the internal PH2 clock so that incrementing and reading occur during opposite half cycles.



Figure 8-21. Pulse Accumulator Count Register (PACNT)

#### 8.7.3 Pulse Accumulator Status and Interrupt Bits

The pulse accumulator control bits, PAOVI and PAII, PAOVF, and PAIF are located within timer registers TMSK2 and TFLG2.

#### PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag

The PAOVF status bit is set each time the pulse accumulator count rolls over from \$FF to \$00. To clear this status bit, write a 1 in the corresponding data bit position (bit 5) of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator overflow for polled or interrupt-driven operation and does not affect the state of PAOVF. When PAOVI is 0, pulse accumulator overflow interrupts are inhibited, and the system operates in a polled mode, which requires PAOVF to be polled by user software to determine when an overflow has occurred. When the PAOVI control bit is set, a hardware interrupt request is generated each time PAOVF is set. Before leaving the interrupt service routine, software must clear PAOVF by writing to the TFLG2 register.

#### PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag

The PAIF status bit is automatically set each time a selected edge is detected at the PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a 1 in the corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse accumulator input edge detect for polled or interrupt-driven operation but does not affect setting or clearing the PAIF bit. When PAII is 0, pulse accumulator input interrupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF bit must be polled by user software to determine when an edge has occurred. When the PAII control bit is set, a hardware interrupt request is generated each time PAIF is set. Before leaving the interrupt service routine, software must clear PAIF by writing to the TFLG register.




Figure 8-23. Timer Interrupt Flag 2 Register (TFLG2)

MC68HC711D3 Data Sheet, Rev. 2.1





Figure 9-5. STOP Recovery Timing Diagram



#### **Electrical Characteristics**





Note: Measurement points shown are 20% and 70% of  $\ensuremath{V_{DD}}.$ 


Figure 9-10. Multiplexed Expansion Bus Timing Diagram




## 10.5 44-Pin QFP (Case 824A-01)








**DETAIL C** 



**DETAIL A** 



**SECTION B-B** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. 4. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
- 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

	MILLIN	METERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	9.90	10.10	0.390	0.398			
В	9.90	10.10	0.390	0.398			
С	2.10	2.45	0.083	0.096			
D	0.30	0.45	0.012	0.018			
Е	2.00	2.10	0.079	0.083			
F	0.30	0.40	0.012	0.016			
G	0.80	BSC	0.031	BSC			
Н		0.25	-	0.010			
J	0.13	0.23	0.005	0.009			
K	0.65	0.95	0.026	0.037			
L	8.00	REF	0.315 REF				
M	5°	10°	5°	10°			
N	0.13	0.17	0.005	0.007			
Q	0 °	7 °	0°	7°			
R	0.13	0.30	0.005	0.012			
S	12.95	13.45	0.510	0.530			
Т	0.13		0.005				
U	0 °		0°				
٧	12.95	13.45	0.510	0.530			
W	0.40		0.016				
Х	1.6	REF	0.063	REF			



**Ordering Information and Mechanical Specifications** 



#### **B.2.3 Control Timing**

Oh(1)	Cumbal	1.0	ИHz	2.0	Unit	
Characteristic <sup>(1)</sup>	Symbol	Min	Max	Min	Max	Unit
Frequency of operation	f <sub>O</sub>	dc	1.0	dc	2.0	MHz
E-clock period	t <sub>cyc</sub>	1000	_	500	_	ns
Crystal frequency	f <sub>XTAL</sub>	_	4.0	_	8.0	MHz
External oscillator frequency	4 f <sub>O</sub>	dc	4.0	dc	8.0	MHz
Processor control setup time t <sub>PCSU</sub> = 1/4 t <sub>cyc</sub> + 50 ns	t <sub>PCSU</sub>	325	_	200	_	ns
Reset input pulse width <sup>(2)</sup> To guarantee external reset vector Minimum input time can be preempted by internal reset	PW <sub>RSTL</sub>	8 1	_	8 1	_	t <sub>cyc</sub>
Interrupt pulse width, PW <sub>IRQ</sub> = t <sub>cyc</sub> + 20 ns IRQ edge-sensitive mode	PW <sub>IRQ</sub>	1020	_	520	_	ns
Wait recovery startup time	t <sub>WRS</sub>	_	4	_	4	t <sub>cyc</sub>
Timer pulse width PW <sub>TIM</sub> = t <sub>cyc</sub> + 20 ns Input capture pulse accumulator input	PW <sub>TIM</sub>	1020	_	520	_	ns

<sup>1.</sup>  $V_{DD}$  = 3.0 Vdc to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ . All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.

#### **B.2.4 Peripheral Port Timing**

Q1	Symbol	1.0	MHz	2.0	- Unit	
Characteristic <sup>(1)</sup>	Symbol	Min	Max	Min	Max	Unit
Frequency of operation (E-clock frequency)	f <sub>O</sub>	dc	1.0	dc	2.0	MHz
E-clock period	t <sub>cyc</sub>	1000	_	500	_	ns
Peripheral data setup time <sup>(2)</sup> MCU read of ports A, B, C, and D	t <sub>PDSU</sub>	100	_	100	_	ns
Peripheral data hold time <sup>(2)</sup> MCU read of ports A, B, C, and D	t <sub>PDH</sub>	50	_	50	_	ns
Delay time, peripheral data write MCU write to port A MCU writes to ports B, C, and D	t <sub>PWD</sub>	_	200	_	200	ns
$t_{PWD} = 1/4 t_{cyc} + 150 \text{ ns}$			350	_	225	

<sup>1.</sup>  $V_{DD}$  = 3.0 Vd to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ . All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.

Reset is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt. Refer to Chapter 4
 Resets, Interrupts, and Low-Power Modes for further details.

<sup>2.</sup> Port C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers respectively).