

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 30300  |
| Number of Logic Elements/Cells | 530250   |
| Total RAM Bits                 | 21606000   |
| Number of I/O                  | 468  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.922V ~ 0.979V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 784-BFBGA, FCCSP   |
| Supplier Device Package        | 784-FCCSPBGA (23x23)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xillinx/xcku040-1sfva784i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Summary of Features**

## **Processing System Overview**

UltraScale+ MPSoCs feature dual and quad core variants of the ARM Cortex-A53 (APU) with dual-core ARM Cortex-R5 (RPU) processing system (PS). Some devices also include a dedicated ARM Mali™-400 MP2 graphics processing unit (GPU). See Table 2.

Table 2: Zynq UltraScale+ MPSoC Device Features

|     | CG Devices               | EG Devices               | EV Devices               |
|-----|--------------------------|--------------------------|--------------------------|
| APU | Dual-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 |
| RPU | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  |
| GPU | -                        | Mali-400MP2              | Mali-400MP2              |
| VCU | -                        | -                        | H.264/H.265              |

To support the processors' functionality, a number of peripherals with dedicated functions are included in the PS. For interfacing to external memories for data or configuration storage, the PS includes a multi-protocol dynamic memory controller, a DMA controller, a NAND controller, an SD/eMMC controller and a Quad SPI controller. In addition to interfacing to external memories, the APU also includes a Level-1 (L1) and Level-2 (L2) cache hierarchy; the RPU includes an L1 cache and Tightly Coupled memory subsystem. Each has access to a 256KB on-chip memory.

For high-speed interfacing, the PS includes 4 channels of transmit (TX) and receive (RX) pairs of transceivers, called PS-GTR transceivers, supporting data rates of up to 6.0Gb/s. These transceivers can interface to the high-speed peripheral blocks to support PCIe Gen2 root complex or end point in x1, x2, or x4 configurations; Serial-ATA (SATA) at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates; and up to two lanes of Display Port at 1.62Gb/s, 2.7Gb/s, or 5.4Gb/s data rates. The PS-GTR transceivers can also interface to components over USB 3.0 and Serial Gigabit Media Independent Interface (SGMII).

For general connectivity, the PS includes: a pair of USB 2.0 controllers, which can be configured as host, device, or On-The-Go (OTG); an I2C controller; a UART; and a CAN2.0B controller that conforms to ISO11898-1. There are also four triple speed Ethernet MACs and 128 bits of GPIO, of which 78 bits are available through the MIO and 96 through the EMIO.

High-bandwidth connectivity based on the ARM AMBA® AXI4 protocol connects the processing units with the peripherals and provides interface between the PS and the programmable logic (PL).

For additional information, go to: DS891, Zyng UltraScale+ MPSoC Overview.



## **Migrating Devices**

UltraScale and UltraScale+ families provide footprint compatibility to enable users to migrate designs from one device or family to another. Any two packages with the same footprint identifier code are footprint compatible. For example, Kintex UltraScale devices in the A1156 packages are footprint compatible with Kintex UltraScale+ devices in the A1156 packages. Likewise, Virtex UltraScale devices in the B2104 packages are compatible with Virtex UltraScale+ devices and Kintex UltraScale devices in the B2104 packages. All valid device/package combinations are provided in the Device-Package Combinations and Maximum I/Os tables in this document. Refer to UG583, UltraScale Architecture PCB Design User Guide for more detail on migrating between UltraScale and UltraScale+ devices and packages.



# Kintex UltraScale+ FPGA Feature Summary

Table 5: Kintex UltraScale+ FPGA Feature Summary

|   | КИЗР    | KU5P    | KU9P    | KU11P   | KU13P   | KU15P     |
|---|---------|---------|---------|---------|---------|-----------|
| System Logic Cells                        | 355,950 | 474,600 | 599,550 | 653,100 | 746,550 | 1,143,450 |
| CLB Flip-Flops                            | 325,440 | 433,920 | 548,160 | 597,120 | 682,560 | 1,045,440 |
| CLB LUTs                                  | 162,720 | 216,960 | 274,080 | 298,560 | 341,280 | 522,720   |
| Max. Distributed RAM (Mb)                 | 4.7     | 6.1     | 8.8     | 9.1     | 11.3    | 9.8       |
| Block RAM Blocks                          | 360     | 480     | 912     | 600     | 744     | 984       |
| Block RAM (Mb)                            | 12.7    | 16.9    | 32.1    | 21.1    | 26.2    | 34.6      |
| UltraRAM Blocks                           | 48      | 64      | 0       | 80      | 112     | 128       |
| UltraRAM (Mb)                             | 13.5    | 18.0    | 0       | 22.5    | 31.5    | 36.0      |
| CMTs (1 MMCM and 2 PLLs)                  | 4       | 4       | 4       | 8       | 4       | 11        |
| Max. HP I/O <sup>(1)</sup>                | 208     | 208     | 208     | 416     | 208     | 572       |
| Max. HD I/O <sup>(2)</sup>                | 96      | 96      | 96      | 96      | 96      | 96        |
| DSP Slices                                | 1,368   | 1,824   | 2,520   | 2,928   | 3,528   | 1,968     |
| System Monitor                            | 1       | 1       | 1       | 1       | 1       | 1         |
| GTH Transceiver 16.3Gb/s                  | 0       | 0       | 28      | 32      | 28      | 44        |
| GTY Transceivers 32.75Gb/s <sup>(3)</sup> | 16      | 16      | 0       | 20      | 0       | 32        |
| Transceiver Fractional PLLs               | 8       | 8       | 14      | 26      | 14      | 38        |
| PCIe Gen3 x16 and Gen4 x8                 | 1       | 1       | 0       | 4       | 0       | 5         |
| 150G Interlaken                           | 0       | 0       | 0       | 1       | 0       | 4         |
| 100G Ethernet w/RS-FEC                    | 0       | 1       | 0       | 2       | 0       | 4         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTY transceiver line rates are package limited: SFVB784 to 12.5Gb/s; FFVA676, FFVD900, and FFVA1156 to 16.3Gb/s. See Table 6.



## Kintex UltraScale+ Device-Package Combinations and Maximum I/Os

Table 6: Kintex UltraScale+ Device-Package Combinations and Maximum I/Os

| Dackago                 | Package            | KU3P               | KU5P               | KU9P               | KU11P              | KU13P              | KU15P              |
|-------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package (1)(2)(4)       | Dimensions<br>(mm) | HD, HP<br>GTH, GTY |
| SFVB784 <sup>(3)</sup>  | 23x23              | 96, 208<br>0, 16   | 96, 208<br>0, 16   |                    |                    |                    |                    |
| FFVA676 <sup>(3)</sup>  | 27x27              | 48, 208<br>0, 16   | 48, 208<br>0, 16   |                    |                    |                    |                    |
| FFVB676                 | 27x27              | 72, 208<br>0, 16   | 72, 208<br>0, 16   |                    |                    |                    |                    |
| FFVD900 <sup>(3)</sup>  | 31x31              | 96, 208<br>0, 16   | 96, 208<br>0, 16   |                    | 96, 312<br>16, 0   |                    |                    |
| FFVE900                 | 31x31              |                    |                    | 96, 208<br>28, 0   |                    | 96, 208<br>28, 0   |                    |
| FFVA1156 <sup>(3)</sup> | 35x35              |                    |                    |                    | 48, 416<br>20, 8   |                    | 48, 468<br>20, 8   |
| FFVE1517                | 40x40              |                    |                    |                    | 96, 416<br>32, 20  |                    | 96, 416<br>32, 24  |
| FFVA1760                | 42.5x42.5          |                    |                    |                    |                    |                    | 96, 416<br>44, 32  |
| FFVE1760                | 42.5x42.5          |                    |                    |                    |                    |                    | 96, 572<br>32, 24  |

- 1. Go to Ordering Information for package designation details.
- 2. FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. GTY transceiver line rates are package limited: SFVB784 to 12.5Gb/s; FFVA676, FFVD900, and FFVA1156 to 16.3Gb/s.
- 4. Packages with the same last letter and number sequence, e.g., A676, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.



# **Virtex UltraScale FPGA Feature Summary**

Table 7: Virtex UltraScale FPGA Feature Summary

|                                | VU065   | VU080   | VU095     | VU125     | VU160     | VU190     | VU440     |
|--------------------------------|---------|---------|-----------|-----------|-----------|-----------|-----------|
| System Logic Cells             | 783,300 | 975,000 | 1,176,000 | 1,566,600 | 2,026,500 | 2,349,900 | 5,540,850 |
| CLB Flip-Flops                 | 716,160 | 891,424 | 1,075,200 | 1,432,320 | 1,852,800 | 2,148,480 | 5,065,920 |
| CLB LUTs                       | 358,080 | 445,712 | 537,600   | 716,160   | 926,400   | 1,074,240 | 2,532,960 |
| Maximum Distributed RAM (Mb)   | 4.8     | 3.9     | 4.8       | 9.7       | 12.7      | 14.5      | 28.7      |
| Block RAM Blocks               | 1,260   | 1,421   | 1,728     | 2,520     | 3,276     | 3,780     | 2,520     |
| Block RAM (Mb)                 | 44.3    | 50.0    | 60.8      | 88.6      | 115.2     | 132.9     | 88.6      |
| CMT (1 MMCM, 2 PLLs)           | 10      | 16      | 16        | 20        | 28        | 30        | 30        |
| I/O DLLs                       | 40      | 64      | 64        | 80        | 120       | 120       | 120       |
| Maximum HP I/Os <sup>(1)</sup> | 468     | 780     | 780       | 780       | 650       | 650       | 1,404     |
| Maximum HR I/Os <sup>(2)</sup> | 52      | 52      | 52        | 104       | 52        | 52        | 52        |
| DSP Slices                     | 600     | 672     | 768       | 1,200     | 1,560     | 1,800     | 2,880     |
| System Monitor                 | 1       | 1       | 1         | 2         | 3         | 3         | 3         |
| PCIe Gen3 x8                   | 2       | 4       | 4         | 4         | 4         | 6         | 6         |
| 150G Interlaken                | 3       | 6       | 6         | 6         | 8         | 9         | 0         |
| 100G Ethernet                  | 3       | 4       | 4         | 6         | 9         | 9         | 3         |
| GTH 16.3Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 48        |
| GTY 30.5Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 0         |
| Transceiver Fractional PLLs    | 10      | 16      | 16        | 20        | 26        | 30        | 0         |

<sup>1.</sup> HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

<sup>2.</sup> HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.



## Virtex UltraScale Device-Package Combinations and Maximum I/Os

Table 8: Virtex UltraScale Device-Package Combinations and Maximum I/Os

|                              | Package            | VU065              | VU080              | VU095              | VU125              | VU160              | VU190              | VU440              |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package <sup>(1)(2)(3)</sup> | Dimensions<br>(mm) | HR, HP<br>GTH, GTY |
| FFVC1517                     | 40x40              | 52, 468<br>20, 20  | 52, 468<br>20, 20  | 52, 468<br>20, 20  |                    |                    |                    |                    |
| FFVD1517                     | 40x40              |                    | 52, 286<br>32, 32  | 52, 286<br>32, 32  |                    |                    |                    |                    |
| FLVD1517                     | 40x40              |                    |                    |                    | 52, 286<br>40, 32  |                    |                    |                    |
| FFVB1760                     | 42.5x42.5          |                    | 52, 650<br>32, 16  | 52, 650<br>32, 16  |                    |                    |                    |                    |
| FLVB1760                     | 42.5x42.5          |                    |                    |                    | 52, 650<br>36, 16  |                    |                    |                    |
| FFVA2104                     | 47.5x47.5          |                    | 52, 780<br>28, 24  | 52, 780<br>28, 24  |                    |                    |                    |                    |
| FLVA2104                     | 47.5x47.5          |                    |                    |                    | 52, 780<br>28, 24  |                    |                    |                    |
| FFVB2104                     | 47.5x47.5          |                    | 52, 650<br>32, 32  | 52, 650<br>32, 32  |                    |                    |                    |                    |
| FLVB2104                     | 47.5x47.5          |                    |                    |                    | 52, 650<br>40, 36  |                    |                    |                    |
| FLGB2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 650<br>40, 36  | 52, 650<br>40, 36  |                    |
| FFVC2104                     | 47.5x47.5          |                    |                    | 52, 364<br>32, 32  |                    |                    |                    |                    |
| FLVC2104                     | 47.5x47.5          |                    |                    |                    | 52, 364<br>40, 40  |                    |                    |                    |
| FLGC2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 364<br>52, 52  | 52, 364<br>52, 52  |                    |
| FLGB2377                     | 50x50              |                    |                    |                    |                    |                    |                    | 52, 1248<br>36, 0  |
| FLGA2577                     | 52.5x52.5          |                    |                    |                    |                    |                    | 0, 448<br>60, 60   |                    |
| FLGA2892                     | 55x55              |                    |                    |                    |                    |                    |                    | 52, 1404<br>48, 0  |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.



# **Virtex UltraScale+ FPGA Feature Summary**

Table 9: Virtex UltraScale+ FPGA Feature Summary

|   | VU3P    | VU5P      | VU7P      | VU9P      | VU11P     | VU13P     | VU31P   | VU33P   | VU35P     | VU37P     |
|---|---------|-----------|-----------|-----------|-----------|-----------|---------|---------|-----------|-----------|
| System Logic Cells                        | 862,050 | 1,313,763 | 1,724,100 | 2,586,150 | 2,835,000 | 3,780,000 | 961,800 | 961,800 | 1,906,800 | 2,851,800 |
| CLB Flip-Flops                            | 788,160 | 1,201,154 | 1,576,320 | 2,364,480 | 2,592,000 | 3,456,000 | 879,360 | 879,360 | 1,743,360 | 2,607,360 |
| CLB LUTs                                  | 394,080 | 600,577   | 788,160   | 1,182,240 | 1,296,000 | 1,728,000 | 439,680 | 439,680 | 871,680   | 1,303,680 |
| Max. Distributed RAM (Mb)                 | 12.0    | 18.3      | 24.1      | 36.1      | 36.2      | 48.3      | 12.5    | 12.5    | 24.6      | 36.7      |
| Block RAM Blocks                          | 720     | 1,024     | 1,440     | 2,160     | 2,016     | 2,688     | 672     | 672     | 1,344     | 2,016     |
| Block RAM (Mb)                            | 25.3    | 36.0      | 50.6      | 75.9      | 70.9      | 94.5      | 23.6    | 23.6    | 47.3      | 70.9      |
| UltraRAM Blocks                           | 320     | 470       | 640       | 960       | 960       | 1,280     | 320     | 320     | 640       | 960       |
| UltraRAM (Mb)                             | 90.0    | 132.2     | 180.0     | 270.0     | 270.0     | 360.0     | 90.0    | 90.0    | 180.0     | 270.0     |
| HBM DRAM (GB)                             | _       | _         | _         | _         | _         | _         | 4       | 8       | 8         | 8         |
| CMTs (1 MMCM and 2 PLLs)                  | 10      | 20        | 20        | 30        | 12        | 16        | 4       | 4       | 8         | 12        |
| Max. HP I/O <sup>(1)</sup>                | 520     | 832       | 832       | 832       | 624       | 832       | 208     | 208     | 416       | 624       |
| DSP Slices                                | 2,280   | 3,474     | 4,560     | 6,840     | 9,216     | 12,288    | 2,880   | 2,880   | 5,952     | 9,024     |
| System Monitor                            | 1       | 2         | 2         | 3         | 3         | 4         | 1       | 1       | 2         | 3         |
| GTY Transceivers 32.75Gb/s <sup>(2)</sup> | 40      | 80        | 80        | 120       | 96        | 128       | 32      | 32      | 64        | 96        |
| Transceiver Fractional PLLs               | 20      | 40        | 40        | 60        | 48        | 64        | 16      | 16      | 32        | 48        |
| PCIe Gen3 x16 and Gen4 x8                 | 2       | 4         | 4         | 6         | 3         | 4         | 4       | 4       | 5         | 6         |
| CCIX Ports <sup>(3)</sup>                 | _       | _         | _         | _         | _         | _         | 4       | 4       | 4         | 4         |
| 150G Interlaken                           | 3       | 4         | 6         | 9         | 6         | 8         | 0       | 0       | 2         | 4         |
| 100G Ethernet w/RS-FEC                    | 3       | 4         | 6         | 9         | 9         | 12        | 2       | 2       | 5         | 8         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s. See Table 10.
- 3. A CCIX port requires the use of a PCIe Gen3 x16 / Gen4 x8 block.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 13: Zynq UltraScale+: EG Device Feature Summary

|   | ZU2EG   | ZU3EG   | ZU4EG        | ZU5EG         | ZU6EG                       | ZU7EG                         | ZU9EG                  | ZU11EG         | ZU15EG         | ZU17EG       | ZU19EG    |
|---|---------|---|--------------|---------------|-----------------------------|-------------------------------|------------------------|----------------|----------------|--------------|-----------|
| Application Processing Unit             | Quad-co | re ARM Corte  | x-A53 MPCore | e with CoreSi | ght; NEON & :               | Single/Double                 | Precision Flo          | ating Point; 3 | 2KB/32KB L1    | Cache, 1MB I | _2 Cache  |
| Real-Time Processing Unit               |         | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM |              |               |                             |                               |                        |                |                |              |           |
| Embedded and External<br>Memory         |         |   | 256KB (      | On-Chip Memo  | ory w/ECC; Ex<br>External ( | xternal DDR4;<br>Quad-SPI; NA | DDR3; DDR3<br>ND; eMMC | BL; LPDDR4; I  | _PDDR3;        |              |           |
| General Connectivity                    |         | 214 PS I/0  | D; UART; CAN | ; USB 2.0; 12 | C; SPI; 32b (               | GPIO; Real Tir                | me Clock; Wa           | tchDog Timer   | s; Triple Time | r Counters   |           |
| High-Speed Connectivity                 |         |   | 4 PS         | S-GTR; PCIe C | Gen1/2; Seria               | I ATA 3.1; Dis                | splayPort 1.2a         | ; USB 3.0; S0  | GMII           |              |           |
| Graphic Processing Unit                 |         |   |              |               | ARM Mali-4                  | 100 MP2; 64K                  | B L2 Cache             |                |                |              |           |
| System Logic Cells                      | 103,320 | 154,350   | 192,150      | 256,200       | 469,446                     | 504,000                       | 599,550                | 653,100        | 746,550        | 926,194      | 1,143,450 |
| CLB Flip-Flops                          | 94,464  | 141,120   | 175,680      | 234,240       | 429,208                     | 460,800                       | 548,160                | 597,120        | 682,560        | 846,806      | 1,045,440 |
| CLB LUTs                                | 47,232  | 70,560  | 87,840       | 117,120       | 214,604                     | 230,400                       | 274,080                | 298,560        | 341,280        | 423,403      | 522,720   |
| Distributed RAM (Mb)                    | 1.2     | 1.8   | 2.6          | 3.5           | 6.9                         | 6.2                           | 8.8                    | 9.1            | 11.3           | 8.0          | 9.8       |
| Block RAM Blocks                        | 150     | 216   | 128          | 144           | 714                         | 312                           | 912                    | 600            | 744            | 796          | 984       |
| Block RAM (Mb)                          | 5.3     | 7.6   | 4.5          | 5.1           | 25.1                        | 11.0                          | 32.1                   | 21.1           | 26.2           | 28.0         | 34.6      |
| UltraRAM Blocks                         | 0       | 0   | 48           | 64            | 0                           | 96                            | 0                      | 80             | 112            | 102          | 128       |
| UltraRAM (Mb)                           | 0       | 0   | 14.0         | 18.0          | 0                           | 27.0                          | 0                      | 22.5           | 31.5           | 28.7         | 36.0      |
| DSP Slices                              | 240     | 360   | 728          | 1,248         | 1,973                       | 1,728                         | 2,520                  | 2,928          | 3,528          | 1,590        | 1,968     |
| CMTs                                    | 3       | 3   | 4            | 4             | 4                           | 8                             | 4                      | 8              | 4              | 11           | 11        |
| Max. HP I/O <sup>(1)</sup>              | 156     | 156   | 156          | 156           | 208                         | 416                           | 208                    | 416            | 208            | 572          | 572       |
| Max. HD I/O <sup>(2)</sup>              | 96      | 96  | 96           | 96            | 120                         | 48                            | 120                    | 96             | 120            | 96           | 96        |
| System Monitor                          | 2       | 2   | 2            | 2             | 2                           | 2                             | 2                      | 2              | 2              | 2            | 2         |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0       | 0   | 16           | 16            | 24                          | 24                            | 24                     | 32             | 24             | 44           | 44        |
| GTY Transceivers 32.75Gb/s              | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 16             | 0              | 28           | 28        |
| Transceiver Fractional PLLs             | 0       | 0   | 8            | 8             | 12                          | 12                            | 12                     | 24             | 12             | 36           | 36        |
| PCIe Gen3 x16 and Gen4 x8               | 0       | 0   | 2            | 2             | 0                           | 2                             | 0                      | 4              | 0              | 4            | 5         |
| 150G Interlaken                         | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 1              | 0              | 2            | 4         |
| 100G Ethernet w/ RS-FEC                 | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 2              | 0              | 2            | 4         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 14.



## Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

Table 14: Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Package                    | Package         | ZU2EG              | ZU3EG              | ZU4EG              | ZU5EG              | ZU6EG              | ZU7EG              | ZU9EG              | ZU11EG             | ZU15EG             | ZU17EG             | ZU19EG             |
|----------------------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package<br>(1)(2)(3)(4)(5) | Dimensions (mm) | HD, HP<br>GTH, GTY |
| SBVA484 <sup>(6)</sup>     | 19x19           | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVA625                    | 21x21           | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVC784 <sup>(7)</sup>     | 23x23           | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |                    |                    |                    |                    |
| FBVB900                    | 31x31           |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |                    |                    |                    |
| FFVC900                    | 31x31           |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |
| FFVB1156                   | 35x35           |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    |                    |
| FFVC1156                   | 35x35           |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    | 48, 312<br>20, 0   |                    |                    |                    |
| FFVB1517                   | 40x40           |                    |                    |                    |                    |                    |                    |                    | 72, 416<br>16, 0   |                    | 72, 572<br>16, 0   | 72, 572<br>16, 0   |
| FFVF1517                   | 40x40           |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    | 48, 416<br>32, 0   |                    |                    |                    |
| FFVC1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    | 96, 416<br>32, 16  |                    | 96, 416<br>32, 16  | 96, 416<br>32, 16  |
| FFVD1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    |                    |                    | 48, 260<br>44, 28  | 48, 260<br>44, 28  |
| FFVE1924                   | 45x45           |                    |                    |                    |                    |                    |                    |                    |                    |                    | 96, 572<br>44, 0   | 96, 572<br>44, 0   |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2EG and ZU3EG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{CCO}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 15: Zynq UltraScale+: EV Device Feature Summary

|   | ZU4EV                        | ZU5EV  | ZU7EV                                   |  |  |  |  |  |  |
|---|------------------------------|--|---|--|--|--|--|--|--|
| Application Processing Unit             | Quad-core ARM Cortex-A53 MPC | ore with CoreSight; NEON & Single<br>32KB/32KB L1 Cache, 1MB L2 Cach   | e/Double Precision Floating Point;<br>e |  |  |  |  |  |  |
| Real-Time Processing Unit               | Dual-core ARM Cortex-        | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point;<br>32KB/32KB L1 Cache, and TCM |   |  |  |  |  |  |  |
| Embedded and External<br>Memory         | 256KB On-Chip Memory         | w/ECC; External DDR4; DDR3; DE<br>External Quad-SPI; NAND; eMMC  | DR3L; LPDDR4; LPDDR3;                   |  |  |  |  |  |  |
| General Connectivity                    | 214 PS I/O; UART; CAN; USB 2 | .0; I2C; SPI; 32b GPIO; Real Time<br>Timer Counters  | Clock; WatchDog Timers; Triple          |  |  |  |  |  |  |
| High-Speed Connectivity                 | 4 PS-GTR; PCIe Ger           | n1/2; Serial ATA 3.1; DisplayPort 1  | .2a; USB 3.0; SGMII                     |  |  |  |  |  |  |
| Graphic Processing Unit                 |                              | ARM Mali-400 MP2; 64KB L2 Cache  | 9                                       |  |  |  |  |  |  |
| Video Codec                             | 1                            | 1  | 1                                       |  |  |  |  |  |  |
| System Logic Cells                      | 192,150                      | 256,200  | 504,000                                 |  |  |  |  |  |  |
| CLB Flip-Flops                          | 175,680                      | 234,240  | 460,800                                 |  |  |  |  |  |  |
| CLB LUTs                                | 87,840                       | 117,120  | 230,400                                 |  |  |  |  |  |  |
| Distributed RAM (Mb)                    | 2.6                          | 3.5  | 6.2                                     |  |  |  |  |  |  |
| Block RAM Blocks                        | 128                          | 144  | 312                                     |  |  |  |  |  |  |
| Block RAM (Mb)                          | 4.5                          | 5.1  | 11.0                                    |  |  |  |  |  |  |
| UltraRAM Blocks                         | 48                           | 64   | 96                                      |  |  |  |  |  |  |
| UltraRAM (Mb)                           | 14.0                         | 18.0   | 27.0                                    |  |  |  |  |  |  |
| DSP Slices                              | 728                          | 1,248  | 1,728                                   |  |  |  |  |  |  |
| CMTs                                    | 4                            | 4  | 8                                       |  |  |  |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156                          | 156  | 416                                     |  |  |  |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96                           | 96   | 48                                      |  |  |  |  |  |  |
| System Monitor                          | 2                            | 2  | 2                                       |  |  |  |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 16                           | 16   | 24                                      |  |  |  |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0                            | 0  | 0                                       |  |  |  |  |  |  |
| Transceiver Fractional PLLs             | 8                            | 8  | 12                                      |  |  |  |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 2                            | 2  | 2                                       |  |  |  |  |  |  |
| 150G Interlaken                         | 0                            | 0  | 0                                       |  |  |  |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0                            | 0  | 0                                       |  |  |  |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 16.



contains vertical and horizontal clock routing that span its full height and width. These horizontal and vertical clock routes can be segmented at the clock region boundary to provide a flexible, high-performance, low-power clock distribution architecture. Figure 2 is a representation of an FPGA divided into regions.




Figure 2: Column-Based FPGA Divided into Clock Regions

## **Processing System (PS)**

Zynq UltraScale+ MPSoCs consist of a PS coupled with programmable logic. The contents of the PS varies between the different Zynq UltraScale+ devices. All devices contain an APU, an RPU, and many peripherals for connecting the multiple processing engines to external components. The EG and EV devices contain a GPU and the EV devices contain a video codec unit (VCU). The components of the PS are connected together and to the PL through a multi-layered ARM AMBA AXI non-blocking interconnect that supports multiple simultaneous master-slave transactions. Traffic through the interconnect can be regulated by the quality of service (QoS) block in the interconnect. Twelve dedicated AXI 32-bit, 64-bit, or 128-bit ports connect the PL to high-speed interconnect and DDR in the PS via a FIFO interface.

There are four independently controllable power domains: the PL plus three within the PS (full power, lower power, and battery power domains). Additionally, many peripherals support clock gating and power gating to further reduce dynamic and static power consumption.

## **Application Processing Unit (APU)**

The APU has a feature-rich dual-core or quad-core ARM Cortex-A53 processor. Cortex-A53 cores are 32-bit/64-bit application processors based on ARM-v8A architecture, offering the best performance-to-power ratio. The ARMv8 architecture supports hardware virtualization. Each of the Cortex-A53 cores has: 32KB of instruction and data L1 caches, with parity and ECC protection respectively; a NEON SIMD engine; and a single and double precision floating point unit. In addition to these blocks, the APU consists of a snoop control unit and a 1MB L2 cache with ECC protection to enhance system-level performance. The snoop control unit keeps the L1 caches coherent thus eliminating the need of spending software bandwidth for coherency. The APU also has a built-in interrupt controller supporting virtual interrupts. The APU communicates to the rest of the PS through 128-bit AXI coherent extension (ACE) port via Cache Coherent Interconnect (CCI) block, using the System Memory Management Unit (SMMU). The APU is also connected to the Programmable Logic (PL), through the 128-bit accelerator coherency port



#### **Transmitter**

The transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 16, 20, 32, 40, 64, or 80 for the GTH and 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off datapath width against timing margin in high-performance designs. These transmitter outputs drive the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data is fed through an optional FIFO and has additional hardware support for the 8B/10B, 64B/66B, or 64B/67B encoding schemes to provide a sufficient number of transitions. The bit-serial output signal drives two package pins with differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.

#### Receiver

The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit-serial differential signal into a parallel stream of words, each 16, 20, 32, 40, 64, or 80 bits in the GTH or 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off internal datapath width against logic timing margin. The receiver takes the incoming differential data stream, feeds it through programmable DC automatic gain control, linear and decision feedback equalizers (to compensate for PC board, cable, optical and other interconnect characteristics), and uses the reference clock input to initiate clock recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and optionally ensures sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into the device logic using the RXUSRCLK clock. For short channels, the transceivers offer a special low-power mode (LPM) to reduce power consumption by approximately 30%. The receiver DC automatic gain control and linear and decision feedback equalizers can optionally "auto-adapt" to automatically learn and compensate for different interconnect characteristics. This enables even more margin for 10G+ and 25G+ backplanes.

## **Out-of-Band Signaling**

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCIe and SATA/SAS and QPI applications.



The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.

#### **PLL**

With fewer features than the MMCM, the two PLLs in a clock management tile are primarily present to provide the necessary clocks to the dedicated memory interface circuitry. The circuit at the center of the PLLs is similar to the MMCM, with PFD feeding a VCO and programmable M, D, and O counters. There are two divided outputs to the device fabric per PLL as well as one clock plus one enable signal to the memory interface circuitry.

UltraScale+ MPSoCs are equipped with five additional PLLs in the PS for independently configuring the four primary clock domains with the PS: the APU, the RPU, the DDR controller, and the I/O peripherals.

## **Clock Distribution**

Clocks are distributed throughout UltraScale devices via buffers that drive a number of vertical and horizontal tracks. There are 24 horizontal clock routes per clock region and 24 vertical clock routes per clock region with 24 additional vertical clock routes adjacent to the MMCM and PLL. Within a clock region, clock signals are routed to the device logic (CLBs, etc.) via 16 gateable leaf clocks.

Several types of clock buffers are available. The BUFGCE and BUFCE\_LEAF buffers provide clock gating at the global and leaf levels, respectively. BUFGCTRL provides glitchless clock muxing and gating capability. BUFGCE\_DIV has clock gating capability and can divide a clock by 1 to 8. BUFG\_GT performs clock division from 1 to 8 for the transceiver clocks. In MPSoCs, clocks can be transferred from the PS to the PL using dedicated buffers.

# **Memory Interfaces**

Memory interface data rates continue to increase, driving the need for dedicated circuitry that enables high performance, reliable interfacing to current and next-generation memory technologies. Every UltraScale device includes dedicated physical interfaces (PHY) blocks located between the CMT and I/O columns that support implementation of high-performance PHY blocks to external memories such as DDR4, DDR3, QDRII+, and RLDRAM3. The PHY blocks in each I/O bank generate the address/control and data bus signaling protocols as well as the precision clock/data alignment required to reliably communicate with a variety of high-performance memory standards. Multiple I/O banks can be used to create wider memory interfaces.

As well as external parallel memory interfaces, UltraScale FPGAs and MPSoCs can communicate to external serial memories, such as Hybrid Memory Cube (HMC), via the high-speed serial transceivers. All transceivers in the UltraScale architecture support the HMC protocol, up to 15Gb/s line rates. UltraScale devices support the highest bandwidth HMC configuration of 64 lanes with a single FPGA.



## **Block RAM**

Every UltraScale architecture-based device contains a number of 36 Kb block RAMs, each with two completely independent ports that share only the stored data. Each block RAM can be configured as one 36Kb RAM or two independent 18Kb RAMs. Each memory access, read or write, is controlled by the clock. Connections in every block RAM column enable signals to be cascaded between vertically adjacent block RAMs, providing an easy method to create large, fast memory arrays, and FIFOs with greatly reduced power consumption.

All inputs, data, address, clock enables, and write enables are registered. The input address is always clocked (unless address latching is turned off), retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation, the data output can reflect either the previously stored data or the newly written data, or it can remain unchanged. Block RAM sites that remain unused in the user design are automatically powered down to reduce total power consumption. There is an additional pin on every block RAM to control the dynamic power gating feature.

### **Programmable Data Width**

Each port can be configured as  $32K \times 1$ ;  $16K \times 2$ ;  $8K \times 4$ ;  $4K \times 9$  (or 8);  $2K \times 18$  (or 16);  $1K \times 36$  (or 32); or  $512 \times 72$  (or 64). Whether configured as block RAM or FIFO, the two ports can have different aspect ratios without any constraints. Each block RAM can be divided into two completely independent 18Kb block RAMs that can each be configured to any aspect ratio from  $16K \times 1$  to  $512 \times 36$ . Everything described previously for the full 36Kb block RAM also applies to each of the smaller 18Kb block RAMs. Only in simple dual-port (SDP) mode can data widths of greater than 18bits (18Kb RAM) or 36 bits (36Kb RAM) be accessed. In this mode, one port is dedicated to read operation, the other to write operation. In SDP mode, one side (read or write) can be variable, while the other is fixed to 32/36 or 64/72. Both sides of the dual-port 36Kb RAM can be of variable width.

### **Error Detection and Correction**

Each 64-bit-wide block RAM can generate, store, and utilize eight additional Hamming code bits and perform single-bit error correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to or reading from external 64- to 72-bit-wide memories.

### **FIFO Controller**

Each block RAM can be configured as a 36Kb FIFO or an 18Kb FIFO. The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments the internal addresses and provides four handshaking flags: full, empty, programmable full, and programmable empty. The programmable flags allow the user to specify the FIFO counter values that make these flags go active. The FIFO width and depth are programmable with support for different read port and write port widths on a single FIFO. A dedicated cascade path allows for easy creation of deeper FIFOs.



Zynq UltraScale+ MPSoCs contain an additional System Monitor block in the PS. See Table 20.

Table 20: Key System Monitor Features

|            | Kintex UltraScale<br>Virtex UltraScale | Kintex UltraScale+<br>Virtex UltraScale+<br>Zynq UltraScale+ MPSoC PL | Zynq UltraScale+ MPSoC PS |
|------------|--|---|---------------------------|
| ADC        | 10-bit 200kSPS                         | 10-bit 200kSPS  | 10-bit 1MSPS              |
| Interfaces | JTAG, I2C, DRP                         | JTAG, I2C, DRP, PMBus   | APB                       |

In FPGAs and the MPSoC PL, sensor outputs and up to 17 user-allocated external analog inputs are digitized using a 10-bit 200 kilo-sample-per-second (kSPS) ADC, and the measurements are stored in registers that can be accessed via internal FPGA (DRP), JTAG, PMBus, or I2C interfaces. The I2C interface and PMBus allow the on-chip monitoring to be easily accessed by the System Manager/Host before and after device configuration.

The System Monitor in the MPSoC PS uses a 10-bit, 1 mega-sample-per-second (MSPS) ADC to digitize the sensor outputs. The measurements are stored in registers and are accessed via the Advanced Peripheral Bus (APB) interface by the processors and the platform management unit (PMU) in the PS.

## **Configuration**

The UltraScale architecture-based devices store their customized configuration in SRAM-type internal latches. The configuration storage is volatile and must be reloaded whenever the device is powered up. This storage can also be reloaded at any time. Several methods and data formats for loading configuration are available, determined by the mode pins, with more dedicated configuration datapath pins to simplify the configuration process.

UltraScale architecture-based devices support secure and non-secure boot with optional Advanced Encryption Standard - Galois/Counter Mode (AES-GCM) decryption and authentication logic. If only authentication is required, the UltraScale architecture provides an alternative form of authentication in the form of RSA algorithms. For RSA authentication support in the Kintex UltraScale and Virtex UltraScale families, go to UG570, UltraScale Architecture Configuration User Guide.

UltraScale architecture-based devices also have the ability to select between multiple configurations, and support robust field-update methodologies. This is especially useful for updates to a design after the end product has been shipped. Designers can release their product with an early version of the design, thus getting their product to market faster. This feature allows designers to keep their customers current with the most up-to-date design while the product is already deployed in the field.

### **Booting MPSoCs**

Zynq UltraScale+ MPSoCs use a multi-stage boot process that supports both a non-secure and a secure boot. The PS is the master of the boot and configuration process. For a secure boot, the AES-GCM, SHA-3/384 decryption/authentication, and 4096-bit RSA blocks decrypt and authenticate the image.

Upon reset, the device mode pins are read to determine the primary boot device to be used: NAND, Quad-SPI, SD, eMMC, or JTAG. JTAG can only be used as a non-secure boot source and is intended for debugging purposes. One of the CPUs, Cortex-A53 or Cortex-R5, executes code out of on-chip ROM and copies the first stage boot loader (FSBL) from the boot device to the on-chip memory (OCM).



After copying the FSBL to OCM, the processor executes the FSBL. Xilinx supplies example FSBLs or users can create their own. The FSBL initiates the boot of the PS and can load and configure the PL, or configuration of the PL can be deferred to a later stage. The FSBL typically loads either a user application or an optional second stage boot loader (SSBL) such as U-Boot. Users obtain example SSBL from Xilinx or a third party, or they can create their own SSBL. The SSBL continues the boot process by loading code from any of the primary boot devices or from other sources such as USB, Ethernet, etc. If the FSBL did not configure the PL, the SSBL can do so, or again, the configuration can be deferred to a later stage.

The static memory interface controller (NAND, eMMC, or Quad-SPI) is configured using default settings. To improve device configuration speed, these settings can be modified by information provided in the boot image header. The ROM boot image is not user readable or executable after boot.

## **Configuring FPGAs**

The SPI (serial NOR) interface (x1, x2, x4, and dual x4 modes) and the BPI (parallel NOR) interface (x8 and x16 modes) are two common methods used for configuring the FPGA. Users can directly connect an SPI or BPI flash to the FPGA, and the FPGA's internal configuration logic reads the bitstream out of the flash and configures itself, eliminating the need for an external controller. The FPGA automatically detects the bus width on the fly, eliminating the need for any external controls or switches. Bus widths supported are x1, x2, x4, and dual x4 for SPI, and x8 and x16 for BPI. The larger bus widths increase configuration speed and reduce the amount of time it takes for the FPGA to start up after power-on.

In master mode, the FPGA can drive the configuration clock from an internally generated clock, or for higher speed configuration, the FPGA can use an external configuration clock source. This allows high-speed configuration with the ease of use characteristic of master mode. Slave modes up to 32 bits wide that are especially useful for processor-driven configuration are also supported by the FPGA. In addition, the new media configuration access port (MCAP) provides a direct connection between the integrated block for PCIe and the configuration logic to simplify configuration over PCIe.

SEU detection and mitigation (SEM) IP, RSA authentication, post-configuration CRC, and Security Monitor (SecMon) IP are not supported in the KU025 FPGA.

# **Packaging**

The UltraScale devices are available in a variety of organic flip-chip and lidless flip-chip packages supporting different quantities of I/Os and transceivers. Maximum supported performance can depend on the style of package and its material. Always refer to the specific device data sheet for performance specifications by package type.

In flip-chip packages, the silicon device is attached to the package substrate using a high-performance flip-chip process. Decoupling capacitors are mounted on the package substrate to optimize signal integrity under simultaneous switching of outputs (SSO) conditions.



# **Ordering Information**

Table 21 shows the speed and temperature grades available in the different device families.  $V_{CCINT}$  supply voltage is listed in parentheses.

Table 21: Speed Grade and Temperature Grade

|                       |                         | Speed Grade and Temperature Grade |                           |                                      |                                      |  |  |  |  |  |
|-----------------------|-------------------------|-----------------------------------|---------------------------|--------------------------------------|--------------------------------------|--|--|--|--|--|
| Device<br>Family      | Devices                 | Commercial<br>(C)                 | Ex                        | tended<br>(E)                        | Industrial<br>(I)                    |  |  |  |  |  |
|                       |                         | 0°C to +85°C                      | 0°C to +100°C             | 0°C to +110°C                        | -40°C to +100°C                      |  |  |  |  |  |
|                       |                         |                                   | -3E <sup>(1)</sup> (1.0V) |                                      |                                      |  |  |  |  |  |
| Kintex                | All                     |                                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |  |  |  |  |  |
| UltraScale            | All                     | -1C (0.95V)                       |                           |                                      | -1I (0.95V)                          |  |  |  |  |  |
|                       |                         |                                   |                           |                                      | -1LI <sup>(1)</sup> (0.95V or 0.90V) |  |  |  |  |  |
|                       |                         |                                   | -3E (0.90V)               |                                      |                                      |  |  |  |  |  |
| Kintex<br>UltraScale+ |                         |                                   | -2E (0.85V)               |                                      | -2I (0.85V)                          |  |  |  |  |  |
|                       | All                     |                                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |  |  |
|                       |                         |                                   | -1E (0.85V)               |                                      | -1I (0.85V)                          |  |  |  |  |  |
|                       |                         |                                   |                           |                                      | -1LI (0.85V or 0.72V)                |  |  |  |  |  |
|                       | VU065                   |                                   | -3E (1.0V)                |                                      |                                      |  |  |  |  |  |
|                       | VU080<br>VU095          |                                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |  |  |  |  |  |
| Virtex<br>UltraScale  | VU125<br>VU160<br>VU190 |                                   | -1HE (0.95V or 1.0V)      |                                      | -1I (0.95V)                          |  |  |  |  |  |
| Onrascale             |                         |                                   | -3E (1.0V)                |                                      |                                      |  |  |  |  |  |
|                       | VU440                   |                                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |  |  |  |  |  |
|                       |                         | -1C (0.95V)                       |                           |                                      | -1I (0.95V)                          |  |  |  |  |  |
|                       | VU3P                    |                                   | -3E (0.90V)               |                                      |                                      |  |  |  |  |  |
|                       | VU5P<br>VU7P            |                                   | -2E (0.85V)               |                                      | -21 (0.85V)                          |  |  |  |  |  |
|                       | VU9P<br>VU11P           |                                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |  |  |
| Virtex                | VU13P                   |                                   | -1E (0.85V)               |                                      | -1I (0.85V)                          |  |  |  |  |  |
| UltraScale+           | 101615                  |                                   | -3E (0.90V)               |                                      |                                      |  |  |  |  |  |
|                       | VU31P<br>VU33P          |                                   | -2E (0.85V)               |                                      |                                      |  |  |  |  |  |
|                       | VU35P<br>VU37P          |                                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |  |  |
|                       | VU3/F                   |                                   | -1E (0.85V)               |                                      |                                      |  |  |  |  |  |



Table 21: Speed Grade and Temperature Grade (Cont'd)

|                     | Devices          | Speed Grade and Temperature Grade |                 |   |                                      |
|---------------------|------------------|-----------------------------------|-----------------|---|--------------------------------------|
| Device<br>Family    |                  | Commercial<br>(C)                 | Extended<br>(E) |   | Industrial<br>(I)                    |
|                     |                  | 0°C to +85°C                      | 0°C to +100°C   | 0°C to +110°C                           | -40°C to +100°C                      |
| Zynq<br>UltraScale+ | CG<br>Devices    |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU2EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU3EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU4EG            |                                   | -3E (0.90V)     |   |                                      |
|                     | ZU5EG<br>ZU6EG   |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU7EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU9EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     | ZU11EG<br>ZU15EG |                                   |                 |   |                                      |
|                     | ZU17EG           |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU19EG           |                                   |                 |   |                                      |
|                     | EV<br>Devices    |                                   | -3E (0.90V)     |   |                                      |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |

- 1. KU025 and KU095 are not available in -3E or -1LI speed/temperature grades.
- 2. In -2LE speed/temperature grade, devices can operate for a limited time with junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal at 0.85V or low voltage at 0.72V). Operation at 110°C Tj is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of device lifetime.
- 3. In Zynq UltraScale+ MPSoCs, when operating the PL at low voltage (0.72V), the PS operates at nominal voltage (0.85V).



The ordering information shown in Figure 4 applies to all packages in the Kintex UltraScale+ and Virtex UltraScale+ FPGAs, and Figure 5 applies to Zyng UltraScale+s.

The -1L and -2L speed grades in the UltraScale+ families can run at one of two different  $V_{CCINT}$  operating voltages. At 0.72V, they operate at similar performance to the Kintex UltraScale and Virtex UltraScale devices with up to 30% reduction in power consumption. At 0.85V, they consume similar power to the Kintex UltraScale and Virtex UltraScale devices, but operate over 30% faster.

For UltraScale+ devices, the information in this document is pre-release, provided ahead of silicon ordering availability. Please contact your Xilinx sales representative for more information on Early Access Programs.




Figure 4: UltraScale+ FPGA Ordering Information




Figure 5: Zynq UltraScale+ Ordering Information



# **Revision History**

The following table shows the revision history for this document:

| Date       | Version | Description of Revisions   |  |  |
|------------|---------|--|--|--|
| 02/15/2017 | 2.11    | Updated Table 1, Table 9: Converted HBM from Gb to GB. Updated Table 11, Table 13, and Table 15: Updated DSP count for Zynq UltraScale+ MPSoCs. Updated Cache Coherent Interconnect for Accelerators (CCIX). Updated High Bandwidth Memory (HBM). Updated Table 21: Added-2E speed grade to all UltraScale+ devices. Removed -3E from XCZU2 and XCZU3. |  |  |
| 11/09/2016 | 2.10    | Updated Table 1. Added HBM devices to Table 9, Table 10, Table 19 and new High Bandwidth Memory (HBM) section. Added Cache Coherent Interconnect for Accelerators (CCIX) section.  |  |  |
| 09/27/2016 | 2.9     | Updated Table 5, Table 12, Table 13, and Table 14.   |  |  |
| 06/03/2016 | 2.8     | Added Zynq UltraScale+ MPSoC CG devices: Added Table 2. Updated Table 11, Table 12, Table 21, and Figure 5. Created separate tables for EG and EV devices: Table 13, Table 14, Table 15, and Table 16.   |  |  |
|            |         | Updated Table 1, Table 3, Table 5 and notes, Table 6 and notes, Table 7, Table 9, Table 10, Processing System Overview, and Processing System (PS) details.  |  |  |
| 02/17/2016 | 2.7     | Added Migrating Devices. Updated Table 4, Table 5, Table 6, Table 10, Table 11, Table 12, and Figure 4.  |  |  |
| 12/15/2015 | 2.6     | Updated Table 1, Table 5, Table 6, Table 9, Table 12, and Configuration.   |  |  |
| 11/24/2015 | 2.5     | Updated Configuration, Encryption, and System Monitoring, Table 5, Table 9, Table 11, and Table 21.  |  |  |
| 10/15/2015 | 2.4     | Updated Table 1, Table 3, Table 5, Table 7, Table 9, and Table 11 with System Logic Cells. Updated Figure 3. Updated Table 19.   |  |  |
| 09/29/2015 | 2.3     | Added A1156 to KU095 in Table 4. Updated Table 5. Updated Max. Distributed RAM in Table 9. Updated Distributed RAM in Table 11. Added Table 19. Updated Table 21. Updated Figure 3.  |  |  |
| 08/14/2015 | 2.2     | Updated Table 1. Added XCKU025 to Table 3, Table 4, and Table 21. Updated Table 7, Table 9, Table 11, Table 12, Table 18. Updated System Monitor. Added voltage information to Table 21.   |  |  |
| 04/27/2015 | 2.1     | Updated Table 1, Table 3, Table 4, Table 5, Table 6, Table 7, Table 10, Table 11, Table 12, Table 17, I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken, Integrated Interface Blocks for PCI Express Designs, USB 3.0/2.0, Clock Management, System Monitor, and Figure 3.  |  |  |
| 02/23/2015 | 2.0     | UltraScale+ device information (Kintex UltraScale+ FPGA, Virtex UltraScale+ FPGA, and Zynq UltraScale+ MPSoC) added throughout document.   |  |  |
| 12/16/2014 | 1.6     | Updated Table 1; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 3, Table 7; Table 8; and Table 17.  |  |  |
| 11/17/2014 | 1.5     | Updated I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 1; Table 4; Table 7; Table 8; Table 17; Input/Output; and Figure 3.  |  |  |
| 09/16/2014 | 1.4     | Updated Logic Cell information in Table 1. Updated Table 3; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 7; Table 8; Integrated Block for 100G Ethernet; and Figure 3.  |  |  |
| 05/20/2014 | 1.3     | Updated Table 8.   |  |  |
| 05/13/2014 | 1.2     | Added Ordering Information. Updated Table 1, Clocks and Memory Interfaces, Table 3, Table 7 (removed XCVU145; added XCVU190), Table 8 (removed XCVU145; removed FLVD1924 from XCVU160; added XCVU190; updated Table Notes), Table 17, Integrated Interface Blocks for PCI Express Designs, and Integrated Block for Interlaken, and Memory Interfaces. |  |  |