



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 67200  |
| Number of Logic Elements/Cells | 1176000  |
| Total RAM Bits                 | 60518400   |
| Number of I/O                  | 520  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.922V ~ 0.979V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 100°C (TJ)   |
| Package / Case                 | 1156-BBGA, FCBGA   |
| Supplier Device Package        | 1156-FCBGA (35x35)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcku095-2ffva1156e |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Migrating Devices**

UltraScale and UltraScale+ families provide footprint compatibility to enable users to migrate designs from one device or family to another. Any two packages with the same footprint identifier code are footprint compatible. For example, Kintex UltraScale devices in the A1156 packages are footprint compatible with Kintex UltraScale+ devices in the A1156 packages. Likewise, Virtex UltraScale devices in the B2104 packages are compatible with Virtex UltraScale+ devices and Kintex UltraScale devices in the B2104 packages. All valid device/package combinations are provided in the Device-Package Combinations and Maximum I/Os tables in this document. Refer to UG583, UltraScale Architecture PCB Design User Guide for more detail on migrating between UltraScale and UltraScale+ devices and packages.



# Kintex UltraScale FPGA Feature Summary

Table 3: Kintex UltraScale FPGA Feature Summary

|  | KU025 <sup>(1)</sup> | KU035   | KU040   | KU060   | KU085     | KU095     | KU115     |
|--|----------------------|---------|---------|---------|-----------|-----------|-----------|
| System Logic Cells                       | 318,150              | 444,343 | 530,250 | 725,550 | 1,088,325 | 1,176,000 | 1,451,100 |
| CLB Flip-Flops                           | 290,880              | 406,256 | 484,800 | 663,360 | 995,040   | 1,075,200 | 1,326,720 |
| CLB LUTs                                 | 145,440              | 203,128 | 242,400 | 331,680 | 497,520   | 537,600   | 663,360   |
| Maximum Distributed RAM (Mb)             | 4.1                  | 5.9     | 7.0     | 9.1     | 13.4      | 4.7       | 18.3      |
| Block RAM Blocks                         | 360                  | 540     | 600     | 1,080   | 1,620     | 1,680     | 2,160     |
| Block RAM (Mb)                           | 12.7                 | 19.0    | 21.1    | 38.0    | 56.9      | 59.1      | 75.9      |
| CMTs (1 MMCM, 2 PLLs)                    | 6                    | 10      | 10      | 12      | 22        | 16        | 24        |
| I/O DLLs                                 | 24                   | 40      | 40      | 48      | 56        | 64        | 64        |
| Maximum HP I/Os <sup>(2)</sup>           | 208                  | 416     | 416     | 520     | 572       | 650       | 676       |
| Maximum HR I/Os <sup>(3)</sup>           | 104                  | 104     | 104     | 104     | 104       | 52        | 156       |
| DSP Slices                               | 1,152                | 1,700   | 1,920   | 2,760   | 4,100     | 768       | 5,520     |
| System Monitor                           | 1                    | 1       | 1       | 1       | 2         | 1         | 2         |
| PCIe Gen3 x8                             | 1                    | 2       | 3       | 3       | 4         | 4         | 6         |
| 150G Interlaken                          | 0                    | 0       | 0       | 0       | 0         | 2         | 0         |
| 100G Ethernet                            | 0                    | 0       | 0       | 0       | 0         | 2         | 0         |
| GTH 16.3Gb/s Transceivers <sup>(4)</sup> | 12                   | 16      | 20      | 32      | 56        | 32        | 64        |
| GTY 16.3Gb/s Transceivers <sup>(5)</sup> | 0                    | 0       | 0       | 0       | 0         | 32        | 0         |
| Transceiver Fractional PLLs              | 0                    | 0       | 0       | 0       | 0         | 16        | 0         |

- 1. Certain advanced configuration features are not supported in the KU025. Refer to the Configuring FPGAs section for details.
- 2. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 3. HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.
- 4. GTH transceivers in SF/FB packages support data rates up to 12.5Gb/s. See Table 4.
- 5. GTY transceivers in Kintex UltraScale devices support data rates up to 16.3Gb/s. See Table 4.



## Kintex UltraScale Device-Package Combinations and Maximum I/Os

Table 4: Kintex UltraScale Device-Package Combinations and Maximum I/Os

| Daalaana               | Package            | KU025          | KU035          | KU040          | KU060          | KU085          | KU095                             | KU115          |
|------------------------|--------------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------|----------------|
| Package (1)(2)(3)      | Dimensions<br>(mm) | HR, HP<br>GTH  | HR, HP<br>GTH, GTY <sup>(4)</sup> | HR, HP<br>GTH  |
| SFVA784 <sup>(5)</sup> | 23x23              |                | 104, 364<br>8  | 104, 364<br>8  |                |                |                                   |                |
| FBVA676 <sup>(5)</sup> | 27x27              |                | 104, 208<br>16 | 104, 208<br>16 |                |                |                                   |                |
| FBVA900 <sup>(5)</sup> | 31x31              |                | 104, 364<br>16 | 104, 364<br>16 |                |                |                                   |                |
| FFVA1156               | 35x35              | 104, 208<br>12 | 104, 416<br>16 | 104, 416<br>20 | 104, 416<br>28 |                | 52, 468<br>20, 8                  |                |
| FFVA1517               | 40x40              |                |                |                | 104, 520<br>32 |                |                                   |                |
| FLVA1517               | 40x40              |                |                |                |                | 104, 520<br>48 |                                   | 104, 520<br>48 |
| FFVC1517               | 40x40              |                |                |                |                |                | 52, 468<br>20, 20                 |                |
| FLVD1517               | 40x40              |                |                |                |                |                |                                   | 104, 234<br>64 |
| FFVB1760               | 42.5x42.5          |                |                |                |                |                | 52, 650<br>32, 16                 |                |
| FLVB1760               | 42.5x42.5          |                |                |                |                | 104, 572<br>44 |                                   | 104, 598<br>52 |
| FLVD1924               | 45x45              |                |                |                |                |                |                                   | 156, 676<br>52 |
| FLVF1924               | 45x45              |                |                |                |                | 104, 520<br>56 |                                   | 104, 624<br>64 |
| FLVA2104               | 47.5x47.5          |                |                |                |                |                |                                   | 156, 676<br>52 |
| FFVB2104               | 47.5x47.5          |                |                |                |                |                | 52, 650<br>32, 32                 |                |
| FLVB2104               | 47.5x47.5          |                |                |                |                |                |                                   | 104, 598<br>64 |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF/FL packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.
- 4. GTY transceivers in Kintex UltraScale devices support data rates up to 16.3Gb/s.
- 5. GTH transceivers in SF/FB packages support data rates up to 12.5Gb/s.



## Virtex UltraScale Device-Package Combinations and Maximum I/Os

Table 8: Virtex UltraScale Device-Package Combinations and Maximum I/Os

|                              | Package            | VU065              | VU080              | VU095              | VU125              | VU160              | VU190              | VU440              |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package <sup>(1)(2)(3)</sup> | Dimensions<br>(mm) | HR, HP<br>GTH, GTY |
| FFVC1517                     | 40x40              | 52, 468<br>20, 20  | 52, 468<br>20, 20  | 52, 468<br>20, 20  |                    |                    |                    |                    |
| FFVD1517                     | 40x40              |                    | 52, 286<br>32, 32  | 52, 286<br>32, 32  |                    |                    |                    |                    |
| FLVD1517                     | 40x40              |                    |                    |                    | 52, 286<br>40, 32  |                    |                    |                    |
| FFVB1760                     | 42.5x42.5          |                    | 52, 650<br>32, 16  | 52, 650<br>32, 16  |                    |                    |                    |                    |
| FLVB1760                     | 42.5x42.5          |                    |                    |                    | 52, 650<br>36, 16  |                    |                    |                    |
| FFVA2104                     | 47.5x47.5          |                    | 52, 780<br>28, 24  | 52, 780<br>28, 24  |                    |                    |                    |                    |
| FLVA2104                     | 47.5x47.5          |                    |                    |                    | 52, 780<br>28, 24  |                    |                    |                    |
| FFVB2104                     | 47.5x47.5          |                    | 52, 650<br>32, 32  | 52, 650<br>32, 32  |                    |                    |                    |                    |
| FLVB2104                     | 47.5x47.5          |                    |                    |                    | 52, 650<br>40, 36  |                    |                    |                    |
| FLGB2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 650<br>40, 36  | 52, 650<br>40, 36  |                    |
| FFVC2104                     | 47.5x47.5          |                    |                    | 52, 364<br>32, 32  |                    |                    |                    |                    |
| FLVC2104                     | 47.5x47.5          |                    |                    |                    | 52, 364<br>40, 40  |                    |                    |                    |
| FLGC2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 364<br>52, 52  | 52, 364<br>52, 52  |                    |
| FLGB2377                     | 50x50              |                    |                    |                    |                    |                    |                    | 52, 1248<br>36, 0  |
| FLGA2577                     | 52.5x52.5          |                    |                    |                    |                    |                    | 0, 448<br>60, 60   |                    |
| FLGA2892                     | 55x55              |                    |                    |                    |                    |                    |                    | 52, 1404<br>48, 0  |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.



# **Virtex UltraScale+ FPGA Feature Summary**

Table 9: Virtex UltraScale+ FPGA Feature Summary

|   | VU3P    | VU5P      | VU7P      | VU9P      | VU11P     | VU13P     | VU31P   | VU33P   | VU35P     | VU37P     |
|---|---------|-----------|-----------|-----------|-----------|-----------|---------|---------|-----------|-----------|
| System Logic Cells                        | 862,050 | 1,313,763 | 1,724,100 | 2,586,150 | 2,835,000 | 3,780,000 | 961,800 | 961,800 | 1,906,800 | 2,851,800 |
| CLB Flip-Flops                            | 788,160 | 1,201,154 | 1,576,320 | 2,364,480 | 2,592,000 | 3,456,000 | 879,360 | 879,360 | 1,743,360 | 2,607,360 |
| CLB LUTs                                  | 394,080 | 600,577   | 788,160   | 1,182,240 | 1,296,000 | 1,728,000 | 439,680 | 439,680 | 871,680   | 1,303,680 |
| Max. Distributed RAM (Mb)                 | 12.0    | 18.3      | 24.1      | 36.1      | 36.2      | 48.3      | 12.5    | 12.5    | 24.6      | 36.7      |
| Block RAM Blocks                          | 720     | 1,024     | 1,440     | 2,160     | 2,016     | 2,688     | 672     | 672     | 1,344     | 2,016     |
| Block RAM (Mb)                            | 25.3    | 36.0      | 50.6      | 75.9      | 70.9      | 94.5      | 23.6    | 23.6    | 47.3      | 70.9      |
| UltraRAM Blocks                           | 320     | 470       | 640       | 960       | 960       | 1,280     | 320     | 320     | 640       | 960       |
| UltraRAM (Mb)                             | 90.0    | 132.2     | 180.0     | 270.0     | 270.0     | 360.0     | 90.0    | 90.0    | 180.0     | 270.0     |
| HBM DRAM (GB)                             | _       | _         | _         | _         | _         | _         | 4       | 8       | 8         | 8         |
| CMTs (1 MMCM and 2 PLLs)                  | 10      | 20        | 20        | 30        | 12        | 16        | 4       | 4       | 8         | 12        |
| Max. HP I/O <sup>(1)</sup>                | 520     | 832       | 832       | 832       | 624       | 832       | 208     | 208     | 416       | 624       |
| DSP Slices                                | 2,280   | 3,474     | 4,560     | 6,840     | 9,216     | 12,288    | 2,880   | 2,880   | 5,952     | 9,024     |
| System Monitor                            | 1       | 2         | 2         | 3         | 3         | 4         | 1       | 1       | 2         | 3         |
| GTY Transceivers 32.75Gb/s <sup>(2)</sup> | 40      | 80        | 80        | 120       | 96        | 128       | 32      | 32      | 64        | 96        |
| Transceiver Fractional PLLs               | 20      | 40        | 40        | 60        | 48        | 64        | 16      | 16      | 32        | 48        |
| PCIe Gen3 x16 and Gen4 x8                 | 2       | 4         | 4         | 6         | 3         | 4         | 4       | 4       | 5         | 6         |
| CCIX Ports <sup>(3)</sup>                 | _       | _         | _         | _         | _         | _         | 4       | 4       | 4         | 4         |
| 150G Interlaken                           | 3       | 4         | 6         | 9         | 6         | 8         | 0       | 0       | 2         | 4         |
| 100G Ethernet w/RS-FEC                    | 3       | 4         | 6         | 9         | 9         | 12        | 2       | 2       | 5         | 8         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s. See Table 10.
- 3. A CCIX port requires the use of a PCIe Gen3 x16 / Gen4 x8 block.



## Zynq UltraScale+: CG Device-Package Combinations and Maximum I/Os

Table 12: Zynq UltraScale+: CG Device-Package Combinations and Maximum I/Os

| Package                | Package         | ZU2CG              | ZU3CG              | ZU4CG              | ZU5CG              | ZU6CG              | ZU7CG              | ZU9CG              |
|------------------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| (1)(2)(3)(4)(5)        | Dimensions (mm) | HD, HP<br>GTH, GTY |
| SBVA484 <sup>(6)</sup> | 19x19           | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |
| SFVA625                | 21x21           | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |
| SFVC784 <sup>(7)</sup> | 23x23           | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |
| FBVB900                | 31x31           |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |
| FFVC900                | 31x31           |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |
| FFVB1156               | 35x35           |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |
| FFVC1156               | 35x35           |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    |
| FFVF1517               | 40x40           |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- All device package combinations bond out 214 PS I/O except ZU2CG and ZU3CG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{CCO}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 13: Zynq UltraScale+: EG Device Feature Summary

|   | ZU2EG   | ZU3EG   | ZU4EG        | ZU5EG         | ZU6EG         | ZU7EG          | ZU9EG          | ZU11EG        | ZU15EG         | ZU17EG     | ZU19EG    |  |  |
|---|---------|---|--------------|---------------|---------------|----------------|----------------|---------------|----------------|------------|-----------|--|--|
| Application Processing Unit             | Quad-co | Quad-core ARM Cortex-A53 MPCore with CoreSight; NEON & Single/Double Precision Floating Point; 32KB/32KB L1 Cache, 1MB L2 Cache |              |               |               |                |                |               |                |            |           |  |  |
| Real-Time Processing Unit               |         | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM                     |              |               |               |                |                |               |                |            |           |  |  |
| Embedded and External<br>Memory         |         | 256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3; External Quad-SPI; NAND; eMMC                           |              |               |               |                |                |               |                |            |           |  |  |
| General Connectivity                    |         | 214 PS I/0  | D; UART; CAN | ; USB 2.0; 12 | C; SPI; 32b ( | GPIO; Real Tir | me Clock; Wa   | tchDog Timer  | s; Triple Time | r Counters |           |  |  |
| High-Speed Connectivity                 |         |   | 4 PS         | S-GTR; PCIe C | Gen1/2; Seria | I ATA 3.1; Dis | splayPort 1.2a | ; USB 3.0; S0 | GMII           |            |           |  |  |
| Graphic Processing Unit                 |         |   |              |               | ARM Mali-4    | 100 MP2; 64K   | B L2 Cache     |               |                |            |           |  |  |
| System Logic Cells                      | 103,320 | 154,350   | 192,150      | 256,200       | 469,446       | 504,000        | 599,550        | 653,100       | 746,550        | 926,194    | 1,143,450 |  |  |
| CLB Flip-Flops                          | 94,464  | 141,120   | 175,680      | 234,240       | 429,208       | 460,800        | 548,160        | 597,120       | 682,560        | 846,806    | 1,045,440 |  |  |
| CLB LUTs                                | 47,232  | 70,560  | 87,840       | 117,120       | 214,604       | 230,400        | 274,080        | 298,560       | 341,280        | 423,403    | 522,720   |  |  |
| Distributed RAM (Mb)                    | 1.2     | 1.8   | 2.6          | 3.5           | 6.9           | 6.2            | 8.8            | 9.1           | 11.3           | 8.0        | 9.8       |  |  |
| Block RAM Blocks                        | 150     | 216   | 128          | 144           | 714           | 312            | 912            | 600           | 744            | 796        | 984       |  |  |
| Block RAM (Mb)                          | 5.3     | 7.6   | 4.5          | 5.1           | 25.1          | 11.0           | 32.1           | 21.1          | 26.2           | 28.0       | 34.6      |  |  |
| UltraRAM Blocks                         | 0       | 0   | 48           | 64            | 0             | 96             | 0              | 80            | 112            | 102        | 128       |  |  |
| UltraRAM (Mb)                           | 0       | 0   | 14.0         | 18.0          | 0             | 27.0           | 0              | 22.5          | 31.5           | 28.7       | 36.0      |  |  |
| DSP Slices                              | 240     | 360   | 728          | 1,248         | 1,973         | 1,728          | 2,520          | 2,928         | 3,528          | 1,590      | 1,968     |  |  |
| CMTs                                    | 3       | 3   | 4            | 4             | 4             | 8              | 4              | 8             | 4              | 11         | 11        |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156     | 156   | 156          | 156           | 208           | 416            | 208            | 416           | 208            | 572        | 572       |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96      | 96  | 96           | 96            | 120           | 48             | 120            | 96            | 120            | 96         | 96        |  |  |
| System Monitor                          | 2       | 2   | 2            | 2             | 2             | 2              | 2              | 2             | 2              | 2          | 2         |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0       | 0   | 16           | 16            | 24            | 24             | 24             | 32            | 24             | 44         | 44        |  |  |
| GTY Transceivers 32.75Gb/s              | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 16            | 0              | 28         | 28        |  |  |
| Transceiver Fractional PLLs             | 0       | 0   | 8            | 8             | 12            | 12             | 12             | 24            | 12             | 36         | 36        |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 0       | 0   | 2            | 2             | 0             | 2              | 0              | 4             | 0              | 4          | 5         |  |  |
| 150G Interlaken                         | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 1             | 0              | 2          | 4         |  |  |
| 100G Ethernet w/ RS-FEC                 | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 2             | 0              | 2          | 4         |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 14.



## Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

Table 14: Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Package                    | Package         | ZU2EG              | ZU3EG              | ZU4EG              | ZU5EG              | ZU6EG              | ZU7EG              | ZU9EG              | ZU11EG             | ZU15EG             | ZU17EG             | ZU19EG             |
|----------------------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package<br>(1)(2)(3)(4)(5) | Dimensions (mm) | HD, HP<br>GTH, GTY |
| SBVA484 <sup>(6)</sup>     | 19x19           | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVA625                    | 21x21           | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVC784 <sup>(7)</sup>     | 23x23           | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |                    |                    |                    |                    |
| FBVB900                    | 31x31           |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |                    |                    |                    |
| FFVC900                    | 31x31           |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |
| FFVB1156                   | 35x35           |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    |                    |
| FFVC1156                   | 35x35           |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    | 48, 312<br>20, 0   |                    |                    |                    |
| FFVB1517                   | 40x40           |                    |                    |                    |                    |                    |                    |                    | 72, 416<br>16, 0   |                    | 72, 572<br>16, 0   | 72, 572<br>16, 0   |
| FFVF1517                   | 40x40           |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    | 48, 416<br>32, 0   |                    |                    |                    |
| FFVC1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    | 96, 416<br>32, 16  |                    | 96, 416<br>32, 16  | 96, 416<br>32, 16  |
| FFVD1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    |                    |                    | 48, 260<br>44, 28  | 48, 260<br>44, 28  |
| FFVE1924                   | 45x45           |                    |                    |                    |                    |                    |                    |                    |                    |                    | 96, 572<br>44, 0   | 96, 572<br>44, 0   |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2EG and ZU3EG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{CCO}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 15: Zynq UltraScale+: EV Device Feature Summary

|   | ZU4EV   | ZU5EV  | ZU7EV                                   |  |  |  |  |  |  |
|---|---|--|---|--|--|--|--|--|--|
| Application Processing Unit             | Quad-core ARM Cortex-A53 MPC  | ore with CoreSight; NEON & Single<br>32KB/32KB L1 Cache, 1MB L2 Cach | e/Double Precision Floating Point;<br>e |  |  |  |  |  |  |
| Real-Time Processing Unit               | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM |  |   |  |  |  |  |  |  |
| Embedded and External<br>Memory         | 256KB On-Chip Memory  | w/ECC; External DDR4; DDR3; DE<br>External Quad-SPI; NAND; eMMC      | DR3L; LPDDR4; LPDDR3;                   |  |  |  |  |  |  |
| General Connectivity                    | 214 PS I/O; UART; CAN; USB 2  | .0; I2C; SPI; 32b GPIO; Real Time<br>Timer Counters                  | Clock; WatchDog Timers; Triple          |  |  |  |  |  |  |
| High-Speed Connectivity                 | 4 PS-GTR; PCIe Ger  | n1/2; Serial ATA 3.1; DisplayPort 1                                  | .2a; USB 3.0; SGMII                     |  |  |  |  |  |  |
| Graphic Processing Unit                 |   | ARM Mali-400 MP2; 64KB L2 Cache                                      | 9                                       |  |  |  |  |  |  |
| Video Codec                             | 1   | 1  | 1                                       |  |  |  |  |  |  |
| System Logic Cells                      | 192,150   | 256,200  | 504,000                                 |  |  |  |  |  |  |
| CLB Flip-Flops                          | 175,680   | 234,240  | 460,800                                 |  |  |  |  |  |  |
| CLB LUTs                                | 87,840  | 117,120  | 230,400                                 |  |  |  |  |  |  |
| Distributed RAM (Mb)                    | 2.6   | 3.5  | 6.2                                     |  |  |  |  |  |  |
| Block RAM Blocks                        | 128   | 144  | 312                                     |  |  |  |  |  |  |
| Block RAM (Mb)                          | 4.5   | 5.1  | 11.0                                    |  |  |  |  |  |  |
| UltraRAM Blocks                         | 48  | 64   | 96                                      |  |  |  |  |  |  |
| UltraRAM (Mb)                           | 14.0  | 18.0   | 27.0                                    |  |  |  |  |  |  |
| DSP Slices                              | 728   | 1,248  | 1,728                                   |  |  |  |  |  |  |
| CMTs                                    | 4   | 4  | 8                                       |  |  |  |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156   | 156  | 416                                     |  |  |  |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96  | 96   | 48                                      |  |  |  |  |  |  |
| System Monitor                          | 2   | 2  | 2                                       |  |  |  |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 16  | 16   | 24                                      |  |  |  |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0   | 0  | 0                                       |  |  |  |  |  |  |
| Transceiver Fractional PLLs             | 8   | 8  | 12                                      |  |  |  |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 2   | 2  | 2                                       |  |  |  |  |  |  |
| 150G Interlaken                         | 0   | 0  | 0                                       |  |  |  |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0   | 0  | 0                                       |  |  |  |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 16.



## Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

Table 16: Zynq UltraScale+: EV Device-Package Combinations and Maximum I/Os

| Dackago                 | Package         | ZU4EV              | ZU5EV              | ZU7EV              |
|-------------------------|-----------------|--------------------|--------------------|--------------------|
| Package<br>(1)(2)(3)(4) | Dimensions (mm) | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY |
| SFVC784 <sup>(5)</sup>  | 23x23           | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |
| FBVB900                 | 31x31           | 48, 156<br>16, 0   | 48, 156<br>16, 0   | 48, 156<br>16, 0   |
| FFVC1156                | 35x35           |                    |                    | 48, 312<br>20, 0   |
| FFVF1517                | 40x40           |                    |                    | 48, 416<br>24, 0   |

#### Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.
- 5. Packages with the same last letter and number sequence, e.g., B900, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.

## **Device Layout**

UltraScale devices are arranged in a column-and-grid layout. Columns of resources are combined in different ratios to provide the optimum capability for the device density, target market or application, and device cost. At the core of UltraScale+ MPSoCs is the processing system that displaces some of the full or partial columns of programmable logic resources. Figure 1 shows a device-level view with resources grouped together. For simplicity, certain resources such as the processing system, integrated blocks for PCIe, configuration logic, and System Monitor are not shown.




Figure 1: FPGA with Columnar Resources

Resources within the device are divided into segmented clock regions. The height of a clock region is 60 CLBs. A bank of 52 I/Os, 24 DSP slices, 12 block RAMs, or 4 transceiver channels also matches the height of a clock region. The width of a clock region is essentially the same in all cases, regardless of device size or the mix of resources in the region, enabling repeatable timing results. Each segmented clock region



contains vertical and horizontal clock routing that span its full height and width. These horizontal and vertical clock routes can be segmented at the clock region boundary to provide a flexible, high-performance, low-power clock distribution architecture. Figure 2 is a representation of an FPGA divided into regions.




Figure 2: Column-Based FPGA Divided into Clock Regions

## **Processing System (PS)**

Zynq UltraScale+ MPSoCs consist of a PS coupled with programmable logic. The contents of the PS varies between the different Zynq UltraScale+ devices. All devices contain an APU, an RPU, and many peripherals for connecting the multiple processing engines to external components. The EG and EV devices contain a GPU and the EV devices contain a video codec unit (VCU). The components of the PS are connected together and to the PL through a multi-layered ARM AMBA AXI non-blocking interconnect that supports multiple simultaneous master-slave transactions. Traffic through the interconnect can be regulated by the quality of service (QoS) block in the interconnect. Twelve dedicated AXI 32-bit, 64-bit, or 128-bit ports connect the PL to high-speed interconnect and DDR in the PS via a FIFO interface.

There are four independently controllable power domains: the PL plus three within the PS (full power, lower power, and battery power domains). Additionally, many peripherals support clock gating and power gating to further reduce dynamic and static power consumption.

### **Application Processing Unit (APU)**

The APU has a feature-rich dual-core or quad-core ARM Cortex-A53 processor. Cortex-A53 cores are 32-bit/64-bit application processors based on ARM-v8A architecture, offering the best performance-to-power ratio. The ARMv8 architecture supports hardware virtualization. Each of the Cortex-A53 cores has: 32KB of instruction and data L1 caches, with parity and ECC protection respectively; a NEON SIMD engine; and a single and double precision floating point unit. In addition to these blocks, the APU consists of a snoop control unit and a 1MB L2 cache with ECC protection to enhance system-level performance. The snoop control unit keeps the L1 caches coherent thus eliminating the need of spending software bandwidth for coherency. The APU also has a built-in interrupt controller supporting virtual interrupts. The APU communicates to the rest of the PS through 128-bit AXI coherent extension (ACE) port via Cache Coherent Interconnect (CCI) block, using the System Memory Management Unit (SMMU). The APU is also connected to the Programmable Logic (PL), through the 128-bit accelerator coherency port



(ACP), providing a low latency coherent port for accelerators in the PL. To support real-time debug and trace, each core also has an Embedded Trace Macrocell (ETM) that communicates with the ARM CoreSight™ Debug System.

### Real-Time Processing Unit (RPU)

The RPU in the PS contains a dual-core ARM Cortex-R5 PS. Cortex-R5 cores are 32-bit real-time processor cores based on ARM-v7R architecture. Each of the Cortex-R5 cores has 32KB of level-1 (L1) instruction and data cache with ECC protection. In addition to the L1 caches, each of the Cortex-R5 cores also has a 128KB tightly coupled memory (TCM) interface for real-time single cycle access. The RPU also has a dedicated interrupt controller. The RPU can operate in either split or lock-step mode. In split mode, both processors run independently of each other. In lock-step mode, they run in parallel with each other, with integrated comparator logic, and the TCMs are used as 256KB unified memory. The RPU communicates with the rest of the PS via the 128-bit AXI-4 ports connected to the low power domain switch. It also communicates directly with the PL through 128-bit low latency AXI-4 ports. To support real-time debug and trace each core also has an embedded trace macrocell (ETM) that communicates with the ARM CoreSight Debug System.

## **External Memory**

The PS can interface to many types of external memories through dedicated memory controllers. The dynamic memory controller supports DDR3, DDR3L, DDR4, LPDDR3, and LPDDR4 memories. The multi-protocol DDR memory controller can be configured to access a 2GB address space in 32-bit addressing mode and up to 32GB in 64-bit addressing mode using a single or dual rank configuration of 8-bit, 16-bit, or 32-bit DRAM memories. Both 32-bit and 64-bit bus access modes are protected by ECC using extra bits.

The SD/eMMC controller supports 1 and 4 bit data interfaces at low, default, high-speed, and ultra-high-speed (UHS) clock rates. This controller also supports 1-, 4-, or 8-bit-wide eMMC interfaces that are compliant to the eMMC 4.51 specification. eMMC is one of the primary boot and configuration modes for Zynq UltraScale+ MPSoCs and supports boot from managed NAND devices. The controller has a built-in DMA for enhanced performance.

The Quad-SPI controller is one of the primary boot and configuration devices. It supports 4-byte and 3-byte addressing modes. In both addressing modes, single, dual-stacked, and dual-parallel configurations are supported. Single mode supports a quad serial NOR flash memory, while in double stacked and double parallel modes, it supports two quad serial NOR flash memories.

The NAND controller is based on ONFI3.1 specification. It has an 8-pin interface and provides 200Mb/s of bandwidth in synchronous mode. It supports 24 bits of ECC thus enabling support for SLC NAND memories. It has two chip-selects to support deeper memory and a built-in DMA for enhanced performance.



## I/O Electrical Characteristics

Single-ended outputs use a conventional CMOS push/pull output structure driving High towards  $V_{CCO}$  or Low towards ground, and can be put into a high-Z state. The system designer can specify the slew rate and the output strength. The input is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up or a weak pull-down resistor.

Most signal pin pairs can be configured as differential input pairs or output pairs. Differential input pin pairs can optionally be terminated with a  $100\Omega$  internal resistor. All UltraScale devices support differential standards beyond LVDS, including RSDS, BLVDS, differential SSTL, and differential HSTL. Each of the I/Os supports memory I/O standards, such as single-ended and differential HSTL as well as single-ended and differential SSTL. UltraScale+ families add support for MIPI with a dedicated D-PHY in the I/O bank.

### 3-State Digitally Controlled Impedance and Low Power I/O Features

The 3-state Digitally Controlled Impedance (T\_DCI) can control the output drive impedance (series termination) or can provide parallel termination of an input signal to  $V_{CCO}$  or split (Thevenin) termination to  $V_{CCO}/2$ . This allows users to eliminate off-chip termination for signals using T\_DCI. In addition to board space savings, the termination automatically turns off when in output mode or when 3-stated, saving considerable power compared to off-chip termination. The I/Os also have low power modes for IBUF and IDELAY to provide further power savings, especially when used to implement memory interfaces.

## I/O Logic

### Input and Output Delay

All inputs and outputs can be configured as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input or output can be individually delayed by up to 1,250ps of delay with a resolution of 5–15ps. Such delays are implemented as IDELAY and ODELAY. The number of delay steps can be set by configuration and can also be incremented or decremented while in use. The IDELAY and ODELAY can be cascaded together to double the amount of delay in a single direction.

### **ISERDES** and **OSERDES**

Many applications combine high-speed, bit-serial I/O with slower parallel operation inside the device. This requires a serializer and deserializer (SerDes) inside the I/O logic. Each I/O pin possesses an IOSERDES (ISERDES and OSERDES) capable of performing serial-to-parallel or parallel-to-serial conversions with programmable widths of 2, 4, or 8 bits. These I/O logic features enable high-performance interfaces, such as Gigabit Ethernet/1000BaseX/SGMII, to be moved from the transceivers to the SelectIO interface.



## **High-Speed Serial Transceivers**

Serial data transmission between devices on the same PCB, over backplanes, and across even longer distances is becoming increasingly important for scaling to 100Gb/s and 400Gb/s line cards. Specialized dedicated on-chip circuitry and differential I/O capable of coping with the signal integrity issues are required at these high data rates.

Three types of transceivers are used in the UltraScale architecture: GTH and GTY in FPGAs and MPSoC PL, and PS-GTR in the MPSoC PS. All transceivers are arranged in groups of four, known as a transceiver Quad. Each serial transceiver is a combined transmitter and receiver. Table 17 compares the available transceivers.

Table 17: Transceiver Information

|                      | Kintex U                | ntex UltraScale U       |                         | intex<br>aScale+   | Virtex UltraScale       |  | Virtex<br>UltraScale+  |                                       | ynq UltraScale+         |   |  |
|----------------------|-------------------------|-------------------------|-------------------------|--|-------------------------|--|--|---------------------------------------|-------------------------|---|--|
| Туре                 | GTH                     | GTY                     | GTH                     | GTY  | GTH                     | GTY  | GTY  | PS-GTR                                | GTH                     | GTY   |  |
| Qty                  | 16–64                   | 0-32                    | 20–60                   | 0–60   | 20–60                   | 0–60   | 40–128   | 4                                     | 0-44                    | 0–28  |  |
| Max.<br>Data<br>Rate | 16.3Gb/s                | 16.3Gb/s                | 16.3Gb/s                | 32.75Gb/s  | 16.3Gb/s                | 30.5Gb/s   | 32.75Gb/s  | 6.0Gb/s                               | 16.3Gb/s                | 32.75Gb/s   |  |
| Min.<br>Data<br>Rate | 0.5Gb/s                 | 0.5Gb/s                 | 0.5Gb/s                 | 0.5Gb/s  | 0.5Gb/s                 | 0.5Gb/s  | 0.5Gb/s  | 1.25Gb/s                              | 0.5Gb/s                 | 0.5Gb/s   |  |
| Key<br>Apps          | Backplane PCIe Gen4 HMC | Backplane PCIe Gen4 HMC | Backplane PCIe Gen4 HMC | • 100G+ Optics<br>• Chip-to-Chip<br>• 25G+<br>Backplane<br>• HMC | Backplane PCIe Gen4 HMC | • 100G+ Optics<br>• Chip-to-Chip<br>• 25G+<br>Backplane<br>• HMC | • 100G+ Optics<br>• Chip-to-Chip<br>• 25G+<br>Backplane<br>• HMC | • PCIe<br>Gen2<br>• USB<br>• Ethernet | Backplane PCIe Gen4 HMC | • 100G+<br>Optics<br>• Chip-to-<br>Chip<br>• 25G+<br>Backplane<br>• HMC |  |

The following information in this section pertains to the GTH and GTY only.

The serial transmitter and receiver are independent circuits that use an advanced phase-locked loop (PLL) architecture to multiply the reference frequency input by certain programmable numbers between 4 and 25 to become the bit-serial data clock. Each transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.



### **Transmitter**

The transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 16, 20, 32, 40, 64, or 80 for the GTH and 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off datapath width against timing margin in high-performance designs. These transmitter outputs drive the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data is fed through an optional FIFO and has additional hardware support for the 8B/10B, 64B/66B, or 64B/67B encoding schemes to provide a sufficient number of transitions. The bit-serial output signal drives two package pins with differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.

### Receiver

The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit-serial differential signal into a parallel stream of words, each 16, 20, 32, 40, 64, or 80 bits in the GTH or 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off internal datapath width against logic timing margin. The receiver takes the incoming differential data stream, feeds it through programmable DC automatic gain control, linear and decision feedback equalizers (to compensate for PC board, cable, optical and other interconnect characteristics), and uses the reference clock input to initiate clock recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and optionally ensures sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into the device logic using the RXUSRCLK clock. For short channels, the transceivers offer a special low-power mode (LPM) to reduce power consumption by approximately 30%. The receiver DC automatic gain control and linear and decision feedback equalizers can optionally "auto-adapt" to automatically learn and compensate for different interconnect characteristics. This enables even more margin for 10G+ and 25G+ backplanes.

## **Out-of-Band Signaling**

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCIe and SATA/SAS and QPI applications.



# **Integrated Interface Blocks for PCI Express Designs**

The UltraScale architecture includes integrated blocks for PCIe technology that can be configured as an Endpoint or Root Port. UltraScale devices are compliant to the PCI Express Base Specification Revision 3.0. UltraScale+ devices are compliant to the PCI Express Base Specification Revision 3.1 for Gen3 and lower data rates, and compatible with the PCI Express Base Specification Revision 4.0 (rev 0.5) for Gen4 data rates.

The Root Port can be used to build the basis for a compatible Root Complex, to allow custom chip-to-chip communication via the PCI Express protocol, and to attach ASSP Endpoint devices, such as Ethernet Controllers or Fibre Channel HBAs, to the FPGA or MPSoC.

This block is highly configurable to system design requirements and can operate up to the maximum lane widths and data rates listed in Table 18.

Table 18: PCIe Maximum Configurations

|                              | Kintex<br>UltraScale | Kintex<br>UltraScale+ | Virtex<br>UltraScale | Virtex<br>UltraScale+ | Zynq<br>UltraScale+ |
|------------------------------|----------------------|-----------------------|----------------------|-----------------------|---------------------|
| Gen1 (2.5Gb/s)               | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen2 (5Gb/s)                 | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen3 (8Gb/s)                 | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen4 (16Gb/s) <sup>(1)</sup> |                      | x8                    |                      | x8                    | x8                  |

#### Notes:

For high-performance applications, advanced buffering techniques of the block offer a flexible maximum payload size of up to 1,024 bytes. The integrated block interfaces to the integrated high-speed transceivers for serial connectivity and to block RAMs for data buffering. Combined, these elements implement the Physical Layer, Data Link Layer, and Transaction Layer of the PCI Express protocol.

Xilinx provides a light-weight, configurable, easy-to-use LogiCORE™ IP wrapper that ties the various building blocks (the integrated block for PCIe, the transceivers, block RAM, and clocking resources) into an Endpoint or Root Port solution. The system designer has control over many configurable parameters: link width and speed, maximum payload size, FPGA or MPSoC logic interface speeds, reference clock frequency, and base address register decoding and filtering.

<sup>1.</sup> Transceivers in Kintex UltraScale and Virtex UltraScale devices are capable of operating at Gen4 data rates.



The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.

### **PLL**

With fewer features than the MMCM, the two PLLs in a clock management tile are primarily present to provide the necessary clocks to the dedicated memory interface circuitry. The circuit at the center of the PLLs is similar to the MMCM, with PFD feeding a VCO and programmable M, D, and O counters. There are two divided outputs to the device fabric per PLL as well as one clock plus one enable signal to the memory interface circuitry.

UltraScale+ MPSoCs are equipped with five additional PLLs in the PS for independently configuring the four primary clock domains with the PS: the APU, the RPU, the DDR controller, and the I/O peripherals.

## **Clock Distribution**

Clocks are distributed throughout UltraScale devices via buffers that drive a number of vertical and horizontal tracks. There are 24 horizontal clock routes per clock region and 24 vertical clock routes per clock region with 24 additional vertical clock routes adjacent to the MMCM and PLL. Within a clock region, clock signals are routed to the device logic (CLBs, etc.) via 16 gateable leaf clocks.

Several types of clock buffers are available. The BUFGCE and BUFCE\_LEAF buffers provide clock gating at the global and leaf levels, respectively. BUFGCTRL provides glitchless clock muxing and gating capability. BUFGCE\_DIV has clock gating capability and can divide a clock by 1 to 8. BUFG\_GT performs clock division from 1 to 8 for the transceiver clocks. In MPSoCs, clocks can be transferred from the PS to the PL using dedicated buffers.

# **Memory Interfaces**

Memory interface data rates continue to increase, driving the need for dedicated circuitry that enables high performance, reliable interfacing to current and next-generation memory technologies. Every UltraScale device includes dedicated physical interfaces (PHY) blocks located between the CMT and I/O columns that support implementation of high-performance PHY blocks to external memories such as DDR4, DDR3, QDRII+, and RLDRAM3. The PHY blocks in each I/O bank generate the address/control and data bus signaling protocols as well as the precision clock/data alignment required to reliably communicate with a variety of high-performance memory standards. Multiple I/O banks can be used to create wider memory interfaces.

As well as external parallel memory interfaces, UltraScale FPGAs and MPSoCs can communicate to external serial memories, such as Hybrid Memory Cube (HMC), via the high-speed serial transceivers. All transceivers in the UltraScale architecture support the HMC protocol, up to 15Gb/s line rates. UltraScale devices support the highest bandwidth HMC configuration of 64 lanes with a single FPGA.



Table 21: Speed Grade and Temperature Grade (Cont'd)

|                     | Devices          | Speed Grade and Temperature Grade |                 |   |                                      |
|---------------------|------------------|-----------------------------------|-----------------|---|--------------------------------------|
| Device<br>Family    |                  | Commercial<br>(C)                 | Extended<br>(E) |   | Industrial<br>(I)                    |
|                     |                  | 0°C to +85°C                      | 0°C to +100°C   | 0°C to +110°C                           | -40°C to +100°C                      |
| Zynq<br>UltraScale+ | CG<br>Devices    |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU2EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU3EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU4EG            |                                   | -3E (0.90V)     |   |                                      |
|                     | ZU5EG<br>ZU6EG   |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU7EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU9EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     | ZU11EG<br>ZU15EG |                                   |                 |   |                                      |
|                     | ZU17EG           |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU19EG           |                                   |                 |   |                                      |
|                     | EV<br>Devices    |                                   | -3E (0.90V)     |   |                                      |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |

- 1. KU025 and KU095 are not available in -3E or -1LI speed/temperature grades.
- 2. In -2LE speed/temperature grade, devices can operate for a limited time with junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal at 0.85V or low voltage at 0.72V). Operation at 110°C Tj is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of device lifetime.
- 3. In Zynq UltraScale+ MPSoCs, when operating the PL at low voltage (0.72V), the PS operates at nominal voltage (0.85V).



The ordering information shown in Figure 3 applies to all packages in the Kintex UltraScale and Virtex UltraScale FPGAs. Refer to the Package Marking section of <u>UG575</u>, *UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide* for a more detailed explanation of the device markings.




Figure 3: Kintex UltraScale and Virtex UltraScale FPGA Ordering Information



| Date       | Version | Description of Revisions  |
|------------|---------|---|
| 02/06/2014 | 1.1     | Updated PCIe information in Table 1 and Table 3. Added FFVJ1924 package to Table 8. |
| 12/10/2013 | 1.0     | Initial Xilinx release.   |