

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 27120   |
| Number of Logic Elements/Cells | 474600  |
| Total RAM Bits                 | 41984000  |
| Number of I/O                  | 280   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.698V ~ 0.876V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 110°C (TJ)  |
| Package / Case                 | 676-BBGA, FCBGA   |
| Supplier Device Package        | 676-FCBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcku5p-l2ffvb676e |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Migrating Devices**

UltraScale and UltraScale+ families provide footprint compatibility to enable users to migrate designs from one device or family to another. Any two packages with the same footprint identifier code are footprint compatible. For example, Kintex UltraScale devices in the A1156 packages are footprint compatible with Kintex UltraScale+ devices in the A1156 packages. Likewise, Virtex UltraScale devices in the B2104 packages are compatible with Virtex UltraScale+ devices and Kintex UltraScale devices in the B2104 packages. All valid device/package combinations are provided in the Device-Package Combinations and Maximum I/Os tables in this document. Refer to UG583, UltraScale Architecture PCB Design User Guide for more detail on migrating between UltraScale and UltraScale+ devices and packages.



### Kintex UltraScale Device-Package Combinations and Maximum I/Os

Table 4: Kintex UltraScale Device-Package Combinations and Maximum I/Os

| Daalaana               | Package            | KU025          | KU035          | KU040          | KU060          | KU085          | KU095                             | KU115          |
|------------------------|--------------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------|----------------|
| Package (1)(2)(3)      | Dimensions<br>(mm) | HR, HP<br>GTH  | HR, HP<br>GTH, GTY <sup>(4)</sup> | HR, HP<br>GTH  |
| SFVA784 <sup>(5)</sup> | 23x23              |                | 104, 364<br>8  | 104, 364<br>8  |                |                |                                   |                |
| FBVA676 <sup>(5)</sup> | 27x27              |                | 104, 208<br>16 | 104, 208<br>16 |                |                |                                   |                |
| FBVA900 <sup>(5)</sup> | 31x31              |                | 104, 364<br>16 | 104, 364<br>16 |                |                |                                   |                |
| FFVA1156               | 35x35              | 104, 208<br>12 | 104, 416<br>16 | 104, 416<br>20 | 104, 416<br>28 |                | 52, 468<br>20, 8                  |                |
| FFVA1517               | 40x40              |                |                |                | 104, 520<br>32 |                |                                   |                |
| FLVA1517               | 40x40              |                |                |                |                | 104, 520<br>48 |                                   | 104, 520<br>48 |
| FFVC1517               | 40x40              |                |                |                |                |                | 52, 468<br>20, 20                 |                |
| FLVD1517               | 40x40              |                |                |                |                |                |                                   | 104, 234<br>64 |
| FFVB1760               | 42.5x42.5          |                |                |                |                |                | 52, 650<br>32, 16                 |                |
| FLVB1760               | 42.5x42.5          |                |                |                |                | 104, 572<br>44 |                                   | 104, 598<br>52 |
| FLVD1924               | 45x45              |                |                |                |                |                |                                   | 156, 676<br>52 |
| FLVF1924               | 45x45              |                |                |                |                | 104, 520<br>56 |                                   | 104, 624<br>64 |
| FLVA2104               | 47.5x47.5          |                |                |                |                |                |                                   | 156, 676<br>52 |
| FFVB2104               | 47.5x47.5          |                |                |                |                |                | 52, 650<br>32, 32                 |                |
| FLVB2104               | 47.5x47.5          |                |                |                |                |                |                                   | 104, 598<br>64 |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF/FL packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.
- 4. GTY transceivers in Kintex UltraScale devices support data rates up to 16.3Gb/s.
- 5. GTH transceivers in SF/FB packages support data rates up to 12.5Gb/s.



## Virtex UltraScale Device-Package Combinations and Maximum I/Os

Table 8: Virtex UltraScale Device-Package Combinations and Maximum I/Os

|                              | Package            | VU065              | VU080              | VU095              | VU125              | VU160              | VU190              | VU440              |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package <sup>(1)(2)(3)</sup> | Dimensions<br>(mm) | HR, HP<br>GTH, GTY |
| FFVC1517                     | 40x40              | 52, 468<br>20, 20  | 52, 468<br>20, 20  | 52, 468<br>20, 20  |                    |                    |                    |                    |
| FFVD1517                     | 40x40              |                    | 52, 286<br>32, 32  | 52, 286<br>32, 32  |                    |                    |                    |                    |
| FLVD1517                     | 40x40              |                    |                    |                    | 52, 286<br>40, 32  |                    |                    |                    |
| FFVB1760                     | 42.5x42.5          |                    | 52, 650<br>32, 16  | 52, 650<br>32, 16  |                    |                    |                    |                    |
| FLVB1760                     | 42.5x42.5          |                    |                    |                    | 52, 650<br>36, 16  |                    |                    |                    |
| FFVA2104                     | 47.5x47.5          |                    | 52, 780<br>28, 24  | 52, 780<br>28, 24  |                    |                    |                    |                    |
| FLVA2104                     | 47.5x47.5          |                    |                    |                    | 52, 780<br>28, 24  |                    |                    |                    |
| FFVB2104                     | 47.5x47.5          |                    | 52, 650<br>32, 32  | 52, 650<br>32, 32  |                    |                    |                    |                    |
| FLVB2104                     | 47.5x47.5          |                    |                    |                    | 52, 650<br>40, 36  |                    |                    |                    |
| FLGB2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 650<br>40, 36  | 52, 650<br>40, 36  |                    |
| FFVC2104                     | 47.5x47.5          |                    |                    | 52, 364<br>32, 32  |                    |                    |                    |                    |
| FLVC2104                     | 47.5x47.5          |                    |                    |                    | 52, 364<br>40, 40  |                    |                    |                    |
| FLGC2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 364<br>52, 52  | 52, 364<br>52, 52  |                    |
| FLGB2377                     | 50x50              |                    |                    |                    |                    |                    |                    | 52, 1248<br>36, 0  |
| FLGA2577                     | 52.5x52.5          |                    |                    |                    |                    |                    | 0, 448<br>60, 60   |                    |
| FLGA2892                     | 55x55              |                    |                    |                    |                    |                    |                    | 52, 1404<br>48, 0  |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.



## **Virtex UltraScale+ FPGA Feature Summary**

Table 9: Virtex UltraScale+ FPGA Feature Summary

|   | VU3P    | VU5P      | VU7P      | VU9P      | VU11P     | VU13P     | VU31P   | VU33P   | VU35P     | VU37P     |
|---|---------|-----------|-----------|-----------|-----------|-----------|---------|---------|-----------|-----------|
| System Logic Cells                        | 862,050 | 1,313,763 | 1,724,100 | 2,586,150 | 2,835,000 | 3,780,000 | 961,800 | 961,800 | 1,906,800 | 2,851,800 |
| CLB Flip-Flops                            | 788,160 | 1,201,154 | 1,576,320 | 2,364,480 | 2,592,000 | 3,456,000 | 879,360 | 879,360 | 1,743,360 | 2,607,360 |
| CLB LUTs                                  | 394,080 | 600,577   | 788,160   | 1,182,240 | 1,296,000 | 1,728,000 | 439,680 | 439,680 | 871,680   | 1,303,680 |
| Max. Distributed RAM (Mb)                 | 12.0    | 18.3      | 24.1      | 36.1      | 36.2      | 48.3      | 12.5    | 12.5    | 24.6      | 36.7      |
| Block RAM Blocks                          | 720     | 1,024     | 1,440     | 2,160     | 2,016     | 2,688     | 672     | 672     | 1,344     | 2,016     |
| Block RAM (Mb)                            | 25.3    | 36.0      | 50.6      | 75.9      | 70.9      | 94.5      | 23.6    | 23.6    | 47.3      | 70.9      |
| UltraRAM Blocks                           | 320     | 470       | 640       | 960       | 960       | 1,280     | 320     | 320     | 640       | 960       |
| UltraRAM (Mb)                             | 90.0    | 132.2     | 180.0     | 270.0     | 270.0     | 360.0     | 90.0    | 90.0    | 180.0     | 270.0     |
| HBM DRAM (GB)                             | _       | _         | _         | _         | _         | _         | 4       | 8       | 8         | 8         |
| CMTs (1 MMCM and 2 PLLs)                  | 10      | 20        | 20        | 30        | 12        | 16        | 4       | 4       | 8         | 12        |
| Max. HP I/O <sup>(1)</sup>                | 520     | 832       | 832       | 832       | 624       | 832       | 208     | 208     | 416       | 624       |
| DSP Slices                                | 2,280   | 3,474     | 4,560     | 6,840     | 9,216     | 12,288    | 2,880   | 2,880   | 5,952     | 9,024     |
| System Monitor                            | 1       | 2         | 2         | 3         | 3         | 4         | 1       | 1       | 2         | 3         |
| GTY Transceivers 32.75Gb/s <sup>(2)</sup> | 40      | 80        | 80        | 120       | 96        | 128       | 32      | 32      | 64        | 96        |
| Transceiver Fractional PLLs               | 20      | 40        | 40        | 60        | 48        | 64        | 16      | 16      | 32        | 48        |
| PCIe Gen3 x16 and Gen4 x8                 | 2       | 4         | 4         | 6         | 3         | 4         | 4       | 4       | 5         | 6         |
| CCIX Ports <sup>(3)</sup>                 | _       | _         | _         | _         | _         | _         | 4       | 4       | 4         | 4         |
| 150G Interlaken                           | 3       | 4         | 6         | 9         | 6         | 8         | 0       | 0       | 2         | 4         |
| 100G Ethernet w/RS-FEC                    | 3       | 4         | 6         | 9         | 9         | 12        | 2       | 2       | 5         | 8         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s. See Table 10.
- 3. A CCIX port requires the use of a PCIe Gen3 x16 / Gen4 x8 block.



## Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

Table 10: Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

| Package<br>(1)(2)(3)    | Package                  | VU3P    | VU5P    | VU7P    | VU9P     | VU11P   | VU13P    | VU31P   | VU33P   | VU35P   | VU37P   |
|-------------------------|--------------------------|---------|---------|---------|----------|---------|----------|---------|---------|---------|---------|
| (1)(2)(3)               | Dimensions (mm)          | HP, GTY | HP, GTY | HP, GTY | HP, GTY  | HP, GTY | HP, GTY  | HP, GTY | HP, GTY | HP, GTY | HP, GTY |
| FFVC1517                | 40x40                    | 520, 40 |         |         |          |         |          |         |         |         |         |
| FLGF1924 <sup>(4)</sup> | 45x45                    |         |         |         |          | 624, 64 |          |         |         |         |         |
| FLVA2104                | 47.5x47.5                |         | 832, 52 | 832, 52 |          |         |          |         |         |         |         |
| FLGA2104                | 47.5x47.5                |         |         |         | 832, 52  |         |          |         |         |         |         |
| FHGA2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 832, 52  |         |         |         |         |
| FLVB2104                | 47.5x47.5                |         | 702, 76 | 702, 76 |          |         |          |         |         |         |         |
| FLGB2104                | 47.5x47.5                |         |         |         | 702, 76  | 572, 76 |          |         |         |         |         |
| FHGB2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 702, 76  |         |         |         |         |
| FLVC2104                | 47.5x47.5                |         | 416, 80 | 416, 80 |          |         |          |         |         |         |         |
| FLGC2104                | 47.5x47.5                |         |         |         | 416, 104 | 416, 96 |          |         |         |         |         |
| FHGC2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 416, 104 |         |         |         |         |
| FSGD2104                | 47.5x47.5                |         |         |         | 676, 76  | 572, 76 |          |         |         |         |         |
| FIGD2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 676, 76  |         |         |         |         |
| FLGA2577                | 52.5x52.5                |         |         |         | 448, 120 | 448, 96 | 448, 128 |         |         |         |         |
| FSVH1924                | 45x45                    |         |         |         |          |         |          | 208, 32 |         |         |         |
| FSVH2104                | 47.5x47.5                |         |         |         |          |         |          |         | 208, 32 | 416, 64 |         |
| FSVH2892                | 55x55                    |         |         |         |          |         |          |         |         | 416, 64 | 624, 96 |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.
- 4. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s.
- 5. These 52.5x52.5mm overhang packages have the same PCB ball footprint as the corresponding 47.5x47.5mm packages (i.e., the same last letter and number sequence) and are footprint compatible.



## **Zynq UltraScale+: CG Device Feature Summary**

Table 11: Zynq UltraScale+: CG Device Feature Summary

|   | ZU2CG        | ZU3CG  | ZU4CG                      | ZU5CG                            | ZU6CG                        | ZU7CG            | ZU9CG          |  |  |  |
|---|--------------|--|----------------------------|----------------------------------|------------------------------|------------------|----------------|--|--|--|
| Application Processing Unit             | Dual-core AR | RM Cortex-A53  | MPCore with C<br>32KB/32KE | oreSight; NEOI<br>3 L1 Cache, 1M | N & Single/Dou<br>B L2 Cache | uble Precision F | loating Point; |  |  |  |
| Real-Time Processing Unit               | Dua          | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point;<br>32KB/32KB L1 Cache, and TCM |                            |                                  |                              |                  |                |  |  |  |
| Embedded and External<br>Memory         | 256K         | (B On-Chip Mer   | mory w/ECC; E<br>External  | xternal DDR4;<br>Quad-SPI; NAN   | DDR3; DDR3L<br>ID; eMMC      | ; LPDDR4; LPD    | DR3;           |  |  |  |
| General Connectivity                    | 214 PS I/O;  | UART; CAN; U   | SB 2.0; I2C; S             | PI; 32b GPIO;<br>Timer Counters  | Real Time Cloc               | ck; WatchDog T   | imers; Triple  |  |  |  |
| High-Speed Connectivity                 | 4            | PS-GTR; PCI  | Gen1/2; Seria              | al ATA 3.1; Disp                 | olayPort 1.2a;               | USB 3.0; SGMI    | 1              |  |  |  |
| System Logic Cells                      | 103,320      | 154,350  | 192,150                    | 256,200                          | 469,446                      | 504,000          | 599,550        |  |  |  |
| CLB Flip-Flops                          | 94,464       | 141,120  | 175,680                    | 234,240                          | 429,208                      | 460,800          | 548,160        |  |  |  |
| CLB LUTs                                | 47,232       | 70,560   | 87,840                     | 117,120                          | 214,604                      | 230,400          | 274,080        |  |  |  |
| Distributed RAM (Mb)                    | 1.2          | 1.8  | 2.6                        | 3.5                              | 6.9                          | 6.2              | 8.8            |  |  |  |
| Block RAM Blocks                        | 150          | 216  | 128                        | 144                              | 714                          | 312              | 912            |  |  |  |
| Block RAM (Mb)                          | 5.3          | 7.6  | 4.5                        | 5.1                              | 25.1                         | 11.0             | 32.1           |  |  |  |
| UltraRAM Blocks                         | 0            | 0  | 48                         | 64                               | 0                            | 96               | 0              |  |  |  |
| UltraRAM (Mb)                           | 0            | 0  | 14.0                       | 18.0                             | 0                            | 27.0             | 0              |  |  |  |
| DSP Slices                              | 240          | 360  | 728                        | 1,248                            | 1,973                        | 1,728            | 2,520          |  |  |  |
| CMTs                                    | 3            | 3  | 4                          | 4                                | 4                            | 8                | 4              |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156          | 156  | 156                        | 156                              | 208                          | 416              | 208            |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96           | 96   | 96                         | 96                               | 120                          | 48               | 120            |  |  |  |
| System Monitor                          | 2            | 2  | 2                          | 2                                | 2                            | 2                | 2              |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0            | 0  | 16                         | 16                               | 24                           | 24               | 24             |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0            | 0  | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |
| Transceiver Fractional PLLs             | 0            | 0  | 8                          | 8                                | 12                           | 12               | 12             |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 0            | 0  | 2                          | 2                                | 0                            | 2                | 0              |  |  |  |
| 150G Interlaken                         | 0            | 0  | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0            | 0  | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 12.



## **Zynq UltraScale+: EG Device Feature Summary**

Table 13: Zynq UltraScale+: EG Device Feature Summary

|   | ZU2EG   | ZU3EG   | ZU4EG        | ZU5EG         | ZU6EG                       | ZU7EG                         | ZU9EG                  | ZU11EG        | ZU15EG         | ZU17EG     | ZU19EG    |
|---|---------|---|--------------|---------------|-----------------------------|-------------------------------|------------------------|---------------|----------------|------------|-----------|
| Application Processing Unit             | Quad-co | Quad-core ARM Cortex-A53 MPCore with CoreSight; NEON & Single/Double Precision Floating Point; 32KB/32KB L1 Cache, 1MB L2 Cache |              |               |                             |                               |                        |               |                |            |           |
| Real-Time Processing Unit               |         | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM                     |              |               |                             |                               |                        |               |                |            |           |
| Embedded and External<br>Memory         |         |   | 256KB (      | On-Chip Memo  | ory w/ECC; Ex<br>External ( | xternal DDR4;<br>Quad-SPI; NA | DDR3; DDR3<br>ND; eMMC | BL; LPDDR4; I | _PDDR3;        |            |           |
| General Connectivity                    |         | 214 PS I/0  | D; UART; CAN | ; USB 2.0; 12 | C; SPI; 32b (               | GPIO; Real Tir                | me Clock; Wa           | tchDog Timer  | s; Triple Time | r Counters |           |
| High-Speed Connectivity                 |         |   | 4 PS         | S-GTR; PCIe C | Gen1/2; Seria               | I ATA 3.1; Dis                | splayPort 1.2a         | ; USB 3.0; S0 | GMII           |            |           |
| Graphic Processing Unit                 |         |   |              |               | ARM Mali-4                  | 100 MP2; 64K                  | B L2 Cache             |               |                |            |           |
| System Logic Cells                      | 103,320 | 154,350   | 192,150      | 256,200       | 469,446                     | 504,000                       | 599,550                | 653,100       | 746,550        | 926,194    | 1,143,450 |
| CLB Flip-Flops                          | 94,464  | 141,120   | 175,680      | 234,240       | 429,208                     | 460,800                       | 548,160                | 597,120       | 682,560        | 846,806    | 1,045,440 |
| CLB LUTs                                | 47,232  | 70,560  | 87,840       | 117,120       | 214,604                     | 230,400                       | 274,080                | 298,560       | 341,280        | 423,403    | 522,720   |
| Distributed RAM (Mb)                    | 1.2     | 1.8   | 2.6          | 3.5           | 6.9                         | 6.2                           | 8.8                    | 9.1           | 11.3           | 8.0        | 9.8       |
| Block RAM Blocks                        | 150     | 216   | 128          | 144           | 714                         | 312                           | 912                    | 600           | 744            | 796        | 984       |
| Block RAM (Mb)                          | 5.3     | 7.6   | 4.5          | 5.1           | 25.1                        | 11.0                          | 32.1                   | 21.1          | 26.2           | 28.0       | 34.6      |
| UltraRAM Blocks                         | 0       | 0   | 48           | 64            | 0                           | 96                            | 0                      | 80            | 112            | 102        | 128       |
| UltraRAM (Mb)                           | 0       | 0   | 14.0         | 18.0          | 0                           | 27.0                          | 0                      | 22.5          | 31.5           | 28.7       | 36.0      |
| DSP Slices                              | 240     | 360   | 728          | 1,248         | 1,973                       | 1,728                         | 2,520                  | 2,928         | 3,528          | 1,590      | 1,968     |
| CMTs                                    | 3       | 3   | 4            | 4             | 4                           | 8                             | 4                      | 8             | 4              | 11         | 11        |
| Max. HP I/O <sup>(1)</sup>              | 156     | 156   | 156          | 156           | 208                         | 416                           | 208                    | 416           | 208            | 572        | 572       |
| Max. HD I/O <sup>(2)</sup>              | 96      | 96  | 96           | 96            | 120                         | 48                            | 120                    | 96            | 120            | 96         | 96        |
| System Monitor                          | 2       | 2   | 2            | 2             | 2                           | 2                             | 2                      | 2             | 2              | 2          | 2         |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0       | 0   | 16           | 16            | 24                          | 24                            | 24                     | 32            | 24             | 44         | 44        |
| GTY Transceivers 32.75Gb/s              | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 16            | 0              | 28         | 28        |
| Transceiver Fractional PLLs             | 0       | 0   | 8            | 8             | 12                          | 12                            | 12                     | 24            | 12             | 36         | 36        |
| PCIe Gen3 x16 and Gen4 x8               | 0       | 0   | 2            | 2             | 0                           | 2                             | 0                      | 4             | 0              | 4          | 5         |
| 150G Interlaken                         | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 1             | 0              | 2          | 4         |
| 100G Ethernet w/ RS-FEC                 | 0       | 0   | 0            | 0             | 0                           | 0                             | 0                      | 2             | 0              | 2          | 4         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 14.



### Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

Table 14: Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Package                    | Package         | ZU2EG              | ZU3EG              | ZU4EG              | ZU5EG              | ZU6EG              | ZU7EG              | ZU9EG              | ZU11EG             | ZU15EG             | ZU17EG             | ZU19EG             |
|----------------------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package<br>(1)(2)(3)(4)(5) | Dimensions (mm) | HD, HP<br>GTH, GTY |
| SBVA484 <sup>(6)</sup>     | 19x19           | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVA625                    | 21x21           | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVC784 <sup>(7)</sup>     | 23x23           | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |                    |                    |                    |                    |
| FBVB900                    | 31x31           |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |                    |                    |                    |
| FFVC900                    | 31x31           |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |
| FFVB1156                   | 35x35           |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    |                    |
| FFVC1156                   | 35x35           |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    | 48, 312<br>20, 0   |                    |                    |                    |
| FFVB1517                   | 40x40           |                    |                    |                    |                    |                    |                    |                    | 72, 416<br>16, 0   |                    | 72, 572<br>16, 0   | 72, 572<br>16, 0   |
| FFVF1517                   | 40x40           |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    | 48, 416<br>32, 0   |                    |                    |                    |
| FFVC1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    | 96, 416<br>32, 16  |                    | 96, 416<br>32, 16  | 96, 416<br>32, 16  |
| FFVD1760                   | 42.5x42.5       |                    |                    |                    |                    |                    |                    |                    |                    |                    | 48, 260<br>44, 28  | 48, 260<br>44, 28  |
| FFVE1924                   | 45x45           |                    |                    |                    |                    |                    |                    |                    |                    |                    | 96, 572<br>44, 0   | 96, 572<br>44, 0   |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2EG and ZU3EG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{CCO}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.



## **Zynq UltraScale+: EG Device Feature Summary**

Table 15: Zynq UltraScale+: EV Device Feature Summary

|   | ZU4EV                        | ZU5EV  | ZU7EV                          |  |  |  |  |  |
|---|------------------------------|--|--------------------------------|--|--|--|--|--|
| Application Processing Unit             | Quad-core ARM Cortex-A53 MPC | Quad-core ARM Cortex-A53 MPCore with CoreSight; NEON & Single/Double Precision Floating Po<br>32KB/32KB L1 Cache, 1MB L2 Cache |                                |  |  |  |  |  |
| Real-Time Processing Unit               | Dual-core ARM Cortex-        | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM                    |                                |  |  |  |  |  |
| Embedded and External<br>Memory         | 256KB On-Chip Memory         | w/ECC; External DDR4; DDR3; DE<br>External Quad-SPI; NAND; eMMC  | DR3L; LPDDR4; LPDDR3;          |  |  |  |  |  |
| General Connectivity                    | 214 PS I/O; UART; CAN; USB 2 | .0; I2C; SPI; 32b GPIO; Real Time<br>Timer Counters  | Clock; WatchDog Timers; Triple |  |  |  |  |  |
| High-Speed Connectivity                 | 4 PS-GTR; PCIe Ger           | n1/2; Serial ATA 3.1; DisplayPort 1  | .2a; USB 3.0; SGMII            |  |  |  |  |  |
| Graphic Processing Unit                 |                              | ARM Mali-400 MP2; 64KB L2 Cache  | 9                              |  |  |  |  |  |
| Video Codec                             | 1                            | 1  | 1                              |  |  |  |  |  |
| System Logic Cells                      | 192,150                      | 256,200  | 504,000                        |  |  |  |  |  |
| CLB Flip-Flops                          | 175,680                      | 234,240  | 460,800                        |  |  |  |  |  |
| CLB LUTs                                | 87,840                       | 117,120  | 230,400                        |  |  |  |  |  |
| Distributed RAM (Mb)                    | 2.6                          | 3.5  | 6.2                            |  |  |  |  |  |
| Block RAM Blocks                        | 128                          | 144  | 312                            |  |  |  |  |  |
| Block RAM (Mb)                          | 4.5                          | 5.1  | 11.0                           |  |  |  |  |  |
| UltraRAM Blocks                         | 48                           | 64   | 96                             |  |  |  |  |  |
| UltraRAM (Mb)                           | 14.0                         | 18.0   | 27.0                           |  |  |  |  |  |
| DSP Slices                              | 728                          | 1,248  | 1,728                          |  |  |  |  |  |
| CMTs                                    | 4                            | 4  | 8                              |  |  |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156                          | 156  | 416                            |  |  |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96                           | 96   | 48                             |  |  |  |  |  |
| System Monitor                          | 2                            | 2  | 2                              |  |  |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 16                           | 16   | 24                             |  |  |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0                            | 0  | 0                              |  |  |  |  |  |
| Transceiver Fractional PLLs             | 8                            | 8  | 12                             |  |  |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 2                            | 2  | 2                              |  |  |  |  |  |
| 150G Interlaken                         | 0                            | 0  | 0                              |  |  |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0                            | 0  | 0                              |  |  |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 16.



contains vertical and horizontal clock routing that span its full height and width. These horizontal and vertical clock routes can be segmented at the clock region boundary to provide a flexible, high-performance, low-power clock distribution architecture. Figure 2 is a representation of an FPGA divided into regions.




Figure 2: Column-Based FPGA Divided into Clock Regions

## **Processing System (PS)**

Zynq UltraScale+ MPSoCs consist of a PS coupled with programmable logic. The contents of the PS varies between the different Zynq UltraScale+ devices. All devices contain an APU, an RPU, and many peripherals for connecting the multiple processing engines to external components. The EG and EV devices contain a GPU and the EV devices contain a video codec unit (VCU). The components of the PS are connected together and to the PL through a multi-layered ARM AMBA AXI non-blocking interconnect that supports multiple simultaneous master-slave transactions. Traffic through the interconnect can be regulated by the quality of service (QoS) block in the interconnect. Twelve dedicated AXI 32-bit, 64-bit, or 128-bit ports connect the PL to high-speed interconnect and DDR in the PS via a FIFO interface.

There are four independently controllable power domains: the PL plus three within the PS (full power, lower power, and battery power domains). Additionally, many peripherals support clock gating and power gating to further reduce dynamic and static power consumption.

### **Application Processing Unit (APU)**

The APU has a feature-rich dual-core or quad-core ARM Cortex-A53 processor. Cortex-A53 cores are 32-bit/64-bit application processors based on ARM-v8A architecture, offering the best performance-to-power ratio. The ARMv8 architecture supports hardware virtualization. Each of the Cortex-A53 cores has: 32KB of instruction and data L1 caches, with parity and ECC protection respectively; a NEON SIMD engine; and a single and double precision floating point unit. In addition to these blocks, the APU consists of a snoop control unit and a 1MB L2 cache with ECC protection to enhance system-level performance. The snoop control unit keeps the L1 caches coherent thus eliminating the need of spending software bandwidth for coherency. The APU also has a built-in interrupt controller supporting virtual interrupts. The APU communicates to the rest of the PS through 128-bit AXI coherent extension (ACE) port via Cache Coherent Interconnect (CCI) block, using the System Memory Management Unit (SMMU). The APU is also connected to the Programmable Logic (PL), through the 128-bit accelerator coherency port



### **General Connectivity**

There are many peripherals in the PS for connecting to external devices over industry standard protocols, including CAN2.0B, USB, Ethernet, I2C, and UART. Many of the peripherals support clock gating and power gating modes to reduce dynamic and static power consumption.

### USB 3.0/2.0

The pair of USB controllers can be configured as host, device, or On-The-Go (OTG). The core is compliant to USB 3.0 specification and supports super, high, full, and low speed modes in all configurations. In host mode, the USB controller is compliant with the Intel XHCI specification. In device mode, it supports up to 12 end points. While operating in USB 3.0 mode, the controller uses the serial transceiver and operates up to 5.0Gb/s. In USB 2.0 mode, the Universal Low Peripheral Interface (ULPI) is used to connect the controller to an external PHY operating up to 480Mb/s. The ULPI is also connected in USB 3.0 mode to support high-speed operations.

#### **Ethernet MAC**

The four tri-speed ethernet MACs support 10Mb/s, 100Mb/s, and 1Gb/s operations. The MACs support jumbo frames and time stamping through the interfaces based on IEEE Std 1588v2. The ethernet MACs can be connected through the serial transceivers (SGMII), the MIO (RGMII), or through EMIO (GMII). The GMII interface can be converted to a different interface within the PL.

### **High-Speed Connectivity**

The PS includes four PS-GTR transceivers (transmit and receive), supporting data rates up to 6.0Gb/s and can interface to the peripherals for communication over PCIe, SATA, USB 3.0, SGMII, and DisplayPort.

#### **PCle**

The integrated block for PCIe is compliant with PCI Express base specification 2.1 and supports x1, x2, and x4 configurations as root complex or end point, compliant to transaction ordering rules in both configurations. It has built-in DMA, supports one virtual channel and provides fully configurable base address registers.

#### SATA

Users can connect up to two external devices using the two SATA host port interfaces compliant to the SATA 3.1 specification. The SATA interfaces can operate at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates and are compliant with advanced host controller interface (AHCI) version 1.3 supporting partial and slumber power modes.

### DisplayPort

The DisplayPort controller supports up to two lanes of source-only DisplayPort compliant with VESA DisplayPort v1.2a specification (source only) at 1.62Gb/s, 2.7Gb/s, and 5.4Gb/s data rates. The controller supports single stream transport (SST); video resolution up to 4Kx2K at a 30Hz frame rate; video formats Y-only, YCbCr444, YCbCr422, YCbCr420, RGB, YUV444, YUV422, xvYCC, and pixel color depth of 6, 8, 10, and 12 bits per color component.



### **Graphics Processing Unit (GPU)**

The dedicated ARM Mali-400 MP2 GPU in the PS supports 2D and 3D graphics acceleration up to 1080p resolution. The Mali-400 supports OpenGL ES 1.1 and 2.0 for 3D graphics and Open VG 1.1 standards for 2D vector graphics. It has a geometry processor (GP) and 2 pixel processors to perform tile rendering operations in parallel. It has dedicated Memory management units for GP and pixel processors, which supports 4 KB page size. The GPU also has 64KB level-2 (L2) read-only cache. It supports 4X and 16X Full scene Anti-Aliasing (FSAA). It is fully autonomous, enabling maximum parallelization between APU and GPU. It has built-in hardware texture decompression, allowing the texture to remain compressed (in ETC format) in graphics hardware and decompress the required samples on the fly. It also supports efficient alpha blending of multiple layers in hardware without additional bandwidth consumption. It has a pixel fill rate of 2Mpixel/sec/MHz and a triangle rate of 0.1Mvertex/sec/MHz. The GPU supports extensive texture format for RGBA 8888, 565, and 1556 in Mono 8, 16, and YUV formats. For power sensitive applications, the GPU supports clock and power gating for each GP, pixel processors, and L2 cache. During power gating, GPU does not consume any static or dynamic power; during clock gating, it only consumes static power.

### **Video Codec Unit (VCU)**

The video codec unit (VCU) provides multi-standard video encoding and decoding capabilities, including: High Efficiency Video Coding (HEVC), i.e., H.265; and Advanced Video Coding (AVC), i.e., H.264 standards. The VCU is capable of simultaneous encode and decode at rates up to 4Kx2K at 60 frames per second (fps) (approx. 600Mpixel/sec) or 8Kx4K at a reduced frame rate (~15fps).

## Input/Output

All UltraScale devices, whether FPGA or MPSoC, have I/O pins for communicating to external components. In addition, in the MPSoC's PS, there are another 78 I/Os that the I/O peripherals use to communicate to external components, referred to as multiplexed I/O (MIO). If more than 78 pins are required by the I/O peripherals, the I/O pins in the PL can be used to extend the MPSoC interfacing capability, referred to as extended MIO (EMIO).

The number of I/O pins in UltraScale FPGAs and in the programmable logic of UltraScale+ MPSoCs varies depending on device and package. Each I/O is configurable and can comply with a large number of I/O standards. The I/Os are classed as high-range (HR), high-performance (HP), or high-density (HD). The HR I/Os offer the widest range of voltage support, from 1.2V to 3.3V. The HP I/Os are optimized for highest performance operation, from 1.0V to 1.8V. The HD I/Os are reduced-feature I/Os organized in banks of 24, providing voltage support from 1.2V to 3.3V.

All I/O pins are organized in banks, with 52 HP or HR pins per bank or 24 HD pins per bank. Each bank has one common  $V_{CCO}$  output buffer power supply, which also powers certain input buffers. In addition, HR banks can be split into two half-banks, each with their own  $V_{CCO}$  supply. Some single-ended input buffers require an internally generated or an externally applied reference voltage ( $V_{REF}$ ).  $V_{REF}$  pins can be driven directly from the PCB or internally generated using the internal  $V_{REF}$  generator circuitry present in each bank.



The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.

#### **PLL**

With fewer features than the MMCM, the two PLLs in a clock management tile are primarily present to provide the necessary clocks to the dedicated memory interface circuitry. The circuit at the center of the PLLs is similar to the MMCM, with PFD feeding a VCO and programmable M, D, and O counters. There are two divided outputs to the device fabric per PLL as well as one clock plus one enable signal to the memory interface circuitry.

UltraScale+ MPSoCs are equipped with five additional PLLs in the PS for independently configuring the four primary clock domains with the PS: the APU, the RPU, the DDR controller, and the I/O peripherals.

### **Clock Distribution**

Clocks are distributed throughout UltraScale devices via buffers that drive a number of vertical and horizontal tracks. There are 24 horizontal clock routes per clock region and 24 vertical clock routes per clock region with 24 additional vertical clock routes adjacent to the MMCM and PLL. Within a clock region, clock signals are routed to the device logic (CLBs, etc.) via 16 gateable leaf clocks.

Several types of clock buffers are available. The BUFGCE and BUFCE\_LEAF buffers provide clock gating at the global and leaf levels, respectively. BUFGCTRL provides glitchless clock muxing and gating capability. BUFGCE\_DIV has clock gating capability and can divide a clock by 1 to 8. BUFG\_GT performs clock division from 1 to 8 for the transceiver clocks. In MPSoCs, clocks can be transferred from the PS to the PL using dedicated buffers.

## **Memory Interfaces**

Memory interface data rates continue to increase, driving the need for dedicated circuitry that enables high performance, reliable interfacing to current and next-generation memory technologies. Every UltraScale device includes dedicated physical interfaces (PHY) blocks located between the CMT and I/O columns that support implementation of high-performance PHY blocks to external memories such as DDR4, DDR3, QDRII+, and RLDRAM3. The PHY blocks in each I/O bank generate the address/control and data bus signaling protocols as well as the precision clock/data alignment required to reliably communicate with a variety of high-performance memory standards. Multiple I/O banks can be used to create wider memory interfaces.

As well as external parallel memory interfaces, UltraScale FPGAs and MPSoCs can communicate to external serial memories, such as Hybrid Memory Cube (HMC), via the high-speed serial transceivers. All transceivers in the UltraScale architecture support the HMC protocol, up to 15Gb/s line rates. UltraScale devices support the highest bandwidth HMC configuration of 64 lanes with a single FPGA.



### **UltraRAM**

UltraRAM is a high-density, dual-port, synchronous memory block available in UltraScale+ devices. Both of the ports share the same clock and can address all of the 4K x 72 bits. Each port can independently read from or write to the memory array. UltraRAM supports two types of write enable schemes. The first mode is consistent with the block RAM byte write enable mode. The second mode allows gating the data and parity byte writes separately. UltraRAM blocks can be connected together to create larger memory arrays. Dedicated routing in the UltraRAM column enables the entire column height to be connected together. If additional density is required, all the UltraRAM columns in an SLR can be connected together with a few fabric resources to create single instances of RAM approximately 100Mb in size. This makes UltraRAM an ideal solution for replacing external memories such as SRAM. Cascadable anywhere from 288Kb to 100Mb, UltraRAM provides the flexibility to fulfill many different memory requirements.

### **Error Detection and Correction**

Each 64-bit-wide UltraRAM can generate, store and utilize eight additional Hamming code bits and perform single-bit error correction and double-bit error detection (ECC) during the read process.

## **High Bandwidth Memory (HBM)**

Virtex UltraScale+ HBM devices incorporate 4GB HBM stacks adjacent to the FPGA die. Using stacked silicon interconnect technology, the FPGA communicates to the HBM stacks through memory controllers that connect to dedicated low-inductance interconnect in the silicon interposer. Each Virtex UltraScale+ HBM FPGA contains one or two HBM stacks, resulting in up to 8GB of HBM per FPGA.

The FPGA has 32 HBM AXI interfaces used to communicate with the HBM. Through a built-in switch mechanism, any of the 32 HBM AXI interfaces can access any memory address on either one or both of the HBM stacks due to the flexible addressing feature. This flexible connection between the FPGA and the HBM stacks results in easy floorplanning and timing closure. The memory controllers perform read and write reordering to improve bus efficiency. Data integrity is ensured through error checking and correction (ECC) circuitry.

## **Configurable Logic Block**

Every Configurable Logic Block (CLB) in the UltraScale architecture contains 8 LUTs and 16 flip-flops. The LUTs can be configured as either one 6-input LUT with one output, or as two 5-input LUTs with separate outputs but common inputs. Each LUT can optionally be registered in a flip-flop. In addition to the LUTs and flip-flops, the CLB contains arithmetic carry logic and multiplexers to create wider logic functions.

Each CLB contains one slice. There are two types of slices: SLICEL and SLICEM. LUTs in the SLICEM can be configured as 64-bit RAM, as 32-bit shift registers (SRL32), or as two SRL16s. CLBs in the UltraScale architecture have increased routing and connectivity compared to CLBs in previous-generation Xilinx devices. They also have additional control signals to enable superior register packing, resulting in overall higher device utilization.



Zynq UltraScale+ MPSoCs contain an additional System Monitor block in the PS. See Table 20.

Table 20: Key System Monitor Features

|            | Kintex UltraScale<br>Virtex UltraScale | Kintex UltraScale+<br>Virtex UltraScale+<br>Zynq UltraScale+ MPSoC PL | Zynq UltraScale+ MPSoC PS |
|------------|--|---|---------------------------|
| ADC        | 10-bit 200kSPS                         | 10-bit 200kSPS  | 10-bit 1MSPS              |
| Interfaces | JTAG, I2C, DRP                         | JTAG, I2C, DRP, PMBus   | APB                       |

In FPGAs and the MPSoC PL, sensor outputs and up to 17 user-allocated external analog inputs are digitized using a 10-bit 200 kilo-sample-per-second (kSPS) ADC, and the measurements are stored in registers that can be accessed via internal FPGA (DRP), JTAG, PMBus, or I2C interfaces. The I2C interface and PMBus allow the on-chip monitoring to be easily accessed by the System Manager/Host before and after device configuration.

The System Monitor in the MPSoC PS uses a 10-bit, 1 mega-sample-per-second (MSPS) ADC to digitize the sensor outputs. The measurements are stored in registers and are accessed via the Advanced Peripheral Bus (APB) interface by the processors and the platform management unit (PMU) in the PS.

## **Configuration**

The UltraScale architecture-based devices store their customized configuration in SRAM-type internal latches. The configuration storage is volatile and must be reloaded whenever the device is powered up. This storage can also be reloaded at any time. Several methods and data formats for loading configuration are available, determined by the mode pins, with more dedicated configuration datapath pins to simplify the configuration process.

UltraScale architecture-based devices support secure and non-secure boot with optional Advanced Encryption Standard - Galois/Counter Mode (AES-GCM) decryption and authentication logic. If only authentication is required, the UltraScale architecture provides an alternative form of authentication in the form of RSA algorithms. For RSA authentication support in the Kintex UltraScale and Virtex UltraScale families, go to UG570, UltraScale Architecture Configuration User Guide.

UltraScale architecture-based devices also have the ability to select between multiple configurations, and support robust field-update methodologies. This is especially useful for updates to a design after the end product has been shipped. Designers can release their product with an early version of the design, thus getting their product to market faster. This feature allows designers to keep their customers current with the most up-to-date design while the product is already deployed in the field.

### **Booting MPSoCs**

Zynq UltraScale+ MPSoCs use a multi-stage boot process that supports both a non-secure and a secure boot. The PS is the master of the boot and configuration process. For a secure boot, the AES-GCM, SHA-3/384 decryption/authentication, and 4096-bit RSA blocks decrypt and authenticate the image.

Upon reset, the device mode pins are read to determine the primary boot device to be used: NAND, Quad-SPI, SD, eMMC, or JTAG. JTAG can only be used as a non-secure boot source and is intended for debugging purposes. One of the CPUs, Cortex-A53 or Cortex-R5, executes code out of on-chip ROM and copies the first stage boot loader (FSBL) from the boot device to the on-chip memory (OCM).



After copying the FSBL to OCM, the processor executes the FSBL. Xilinx supplies example FSBLs or users can create their own. The FSBL initiates the boot of the PS and can load and configure the PL, or configuration of the PL can be deferred to a later stage. The FSBL typically loads either a user application or an optional second stage boot loader (SSBL) such as U-Boot. Users obtain example SSBL from Xilinx or a third party, or they can create their own SSBL. The SSBL continues the boot process by loading code from any of the primary boot devices or from other sources such as USB, Ethernet, etc. If the FSBL did not configure the PL, the SSBL can do so, or again, the configuration can be deferred to a later stage.

The static memory interface controller (NAND, eMMC, or Quad-SPI) is configured using default settings. To improve device configuration speed, these settings can be modified by information provided in the boot image header. The ROM boot image is not user readable or executable after boot.

### **Configuring FPGAs**

The SPI (serial NOR) interface (x1, x2, x4, and dual x4 modes) and the BPI (parallel NOR) interface (x8 and x16 modes) are two common methods used for configuring the FPGA. Users can directly connect an SPI or BPI flash to the FPGA, and the FPGA's internal configuration logic reads the bitstream out of the flash and configures itself, eliminating the need for an external controller. The FPGA automatically detects the bus width on the fly, eliminating the need for any external controls or switches. Bus widths supported are x1, x2, x4, and dual x4 for SPI, and x8 and x16 for BPI. The larger bus widths increase configuration speed and reduce the amount of time it takes for the FPGA to start up after power-on.

In master mode, the FPGA can drive the configuration clock from an internally generated clock, or for higher speed configuration, the FPGA can use an external configuration clock source. This allows high-speed configuration with the ease of use characteristic of master mode. Slave modes up to 32 bits wide that are especially useful for processor-driven configuration are also supported by the FPGA. In addition, the new media configuration access port (MCAP) provides a direct connection between the integrated block for PCIe and the configuration logic to simplify configuration over PCIe.

SEU detection and mitigation (SEM) IP, RSA authentication, post-configuration CRC, and Security Monitor (SecMon) IP are not supported in the KU025 FPGA.

## **Packaging**

The UltraScale devices are available in a variety of organic flip-chip and lidless flip-chip packages supporting different quantities of I/Os and transceivers. Maximum supported performance can depend on the style of package and its material. Always refer to the specific device data sheet for performance specifications by package type.

In flip-chip packages, the silicon device is attached to the package substrate using a high-performance flip-chip process. Decoupling capacitors are mounted on the package substrate to optimize signal integrity under simultaneous switching of outputs (SSO) conditions.



# **Ordering Information**

Table 21 shows the speed and temperature grades available in the different device families.  $V_{CCINT}$  supply voltage is listed in parentheses.

Table 21: Speed Grade and Temperature Grade

|                       |                         |                   | Speed Grad                | le and Temperature Grade             |                                      |
|-----------------------|-------------------------|-------------------|---------------------------|--------------------------------------|--------------------------------------|
| Device<br>Family      | Devices                 | Commercial<br>(C) | Ex                        | tended<br>(E)                        | Industrial<br>(I)                    |
|                       |                         | 0°C to +85°C      | 0°C to +100°C             | 0°C to +110°C                        | -40°C to +100°C                      |
|                       |                         |                   | -3E <sup>(1)</sup> (1.0V) |                                      |                                      |
| Kintex                | All                     |                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |
| UltraScale            | All                     | -1C (0.95V)       |                           |                                      | -1I (0.95V)                          |
|                       |                         |                   |                           |                                      | -1LI <sup>(1)</sup> (0.95V or 0.90V) |
|                       |                         |                   | -3E (0.90V)               |                                      |                                      |
|                       |                         |                   | -2E (0.85V)               |                                      | -2I (0.85V)                          |
| Kintex<br>UltraScale+ | All                     |                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |
| Siti addard i         |                         |                   | -1E (0.85V)               |                                      | -1I (0.85V)                          |
|                       |                         |                   |                           |                                      | -1LI (0.85V or 0.72V)                |
|                       | VU065                   |                   | -3E (1.0V)                |                                      |                                      |
|                       | VU080<br>VU095          |                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |
| Virtex<br>UltraScale  | VU125<br>VU160<br>VU190 |                   | -1HE (0.95V or 1.0V)      |                                      | -1I (0.95V)                          |
| Onrascale             |                         |                   | -3E (1.0V)                |                                      |                                      |
|                       | VU440                   |                   | -2E (0.95V)               |                                      | -21 (0.95V)                          |
|                       |                         | -1C (0.95V)       |                           |                                      | -1I (0.95V)                          |
|                       | VU3P                    |                   | -3E (0.90V)               |                                      |                                      |
|                       | VU5P<br>VU7P            |                   | -2E (0.85V)               |                                      | -21 (0.85V)                          |
|                       | VU9P<br>VU11P           |                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |
| Virtex                | VU13P                   |                   | -1E (0.85V)               |                                      | -1I (0.85V)                          |
| UltraScale+           | 101615                  |                   | -3E (0.90V)               |                                      |                                      |
|                       | VU31P<br>VU33P          |                   | -2E (0.85V)               |                                      |                                      |
|                       | VU35P<br>VU37P          |                   |                           | -2LE <sup>(2)</sup> (0.85V or 0.72V) |                                      |
|                       | VU3/F                   |                   | -1E (0.85V)               |                                      |                                      |



The ordering information shown in Figure 3 applies to all packages in the Kintex UltraScale and Virtex UltraScale FPGAs. Refer to the Package Marking section of <u>UG575</u>, *UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide* for a more detailed explanation of the device markings.




Figure 3: Kintex UltraScale and Virtex UltraScale FPGA Ordering Information



The ordering information shown in Figure 4 applies to all packages in the Kintex UltraScale+ and Virtex UltraScale+ FPGAs, and Figure 5 applies to Zyng UltraScale+s.

The -1L and -2L speed grades in the UltraScale+ families can run at one of two different  $V_{CCINT}$  operating voltages. At 0.72V, they operate at similar performance to the Kintex UltraScale and Virtex UltraScale devices with up to 30% reduction in power consumption. At 0.85V, they consume similar power to the Kintex UltraScale and Virtex UltraScale devices, but operate over 30% faster.

For UltraScale+ devices, the information in this document is pre-release, provided ahead of silicon ordering availability. Please contact your Xilinx sales representative for more information on Early Access Programs.




Figure 4: UltraScale+ FPGA Ordering Information




Figure 5: Zynq UltraScale+ Ordering Information



# **Revision History**

The following table shows the revision history for this document:

| Date       | Version | Description of Revisions   |
|------------|---------|--|
| 02/15/2017 | 2.11    | Updated Table 1, Table 9: Converted HBM from Gb to GB. Updated Table 11, Table 13, and Table 15: Updated DSP count for Zynq UltraScale+ MPSoCs. Updated Cache Coherent Interconnect for Accelerators (CCIX). Updated High Bandwidth Memory (HBM). Updated Table 21: Added-2E speed grade to all UltraScale+ devices. Removed -3E from XCZU2 and XCZU3. |
| 11/09/2016 | 2.10    | Updated Table 1. Added HBM devices to Table 9, Table 10, Table 19 and new High Bandwidth Memory (HBM) section. Added Cache Coherent Interconnect for Accelerators (CCIX) section.  |
| 09/27/2016 | 2.9     | Updated Table 5, Table 12, Table 13, and Table 14.   |
| 06/03/2016 | 2.8     | Added Zynq UltraScale+ MPSoC CG devices: Added Table 2. Updated Table 11, Table 12, Table 21, and Figure 5. Created separate tables for EG and EV devices: Table 13, Table 14, Table 15, and Table 16.   |
|            |         | Updated Table 1, Table 3, Table 5 and notes, Table 6 and notes, Table 7, Table 9, Table 10, Processing System Overview, and Processing System (PS) details.  |
| 02/17/2016 | 2.7     | Added Migrating Devices. Updated Table 4, Table 5, Table 6, Table 10, Table 11, Table 12, and Figure 4.  |
| 12/15/2015 | 2.6     | Updated Table 1, Table 5, Table 6, Table 9, Table 12, and Configuration.   |
| 11/24/2015 | 2.5     | Updated Configuration, Encryption, and System Monitoring, Table 5, Table 9, Table 11, and Table 21.  |
| 10/15/2015 | 2.4     | Updated Table 1, Table 3, Table 5, Table 7, Table 9, and Table 11 with System Logic Cells. Updated Figure 3. Updated Table 19.   |
| 09/29/2015 | 2.3     | Added A1156 to KU095 in Table 4. Updated Table 5. Updated Max. Distributed RAM in Table 9. Updated Distributed RAM in Table 11. Added Table 19. Updated Table 21. Updated Figure 3.  |
| 08/14/2015 | 2.2     | Updated Table 1. Added XCKU025 to Table 3, Table 4, and Table 21. Updated Table 7, Table 9, Table 11, Table 12, Table 18. Updated System Monitor. Added voltage information to Table 21.   |
| 04/27/2015 | 2.1     | Updated Table 1, Table 3, Table 4, Table 5, Table 6, Table 7, Table 10, Table 11, Table 12, Table 17, I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken, Integrated Interface Blocks for PCI Express Designs, USB 3.0/2.0, Clock Management, System Monitor, and Figure 3.  |
| 02/23/2015 | 2.0     | UltraScale+ device information (Kintex UltraScale+ FPGA, Virtex UltraScale+ FPGA, and Zynq UltraScale+ MPSoC) added throughout document.   |
| 12/16/2014 | 1.6     | Updated Table 1; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 3, Table 7; Table 8; and Table 17.  |
| 11/17/2014 | 1.5     | Updated I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 1; Table 4; Table 7; Table 8; Table 17; Input/Output; and Figure 3.  |
| 09/16/2014 | 1.4     | Updated Logic Cell information in Table 1. Updated Table 3; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 7; Table 8; Integrated Block for 100G Ethernet; and Figure 3.  |
| 05/20/2014 | 1.3     | Updated Table 8.   |
| 05/13/2014 | 1.2     | Added Ordering Information. Updated Table 1, Clocks and Memory Interfaces, Table 3, Table 7 (removed XCVU145; added XCVU190), Table 8 (removed XCVU145; removed FLVD1924 from XCVU160; added XCVU190; updated Table Notes), Table 17, Integrated Interface Blocks for PCI Express Designs, and Integrated Block for Interlaken, and Memory Interfaces. |