
E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 34260 |
| Number of Logic Elements/Cells | 599550 |
| Total RAM Bits | 41881600 |
| Number of I/O | 304 |
| Number of Gates | - |
| Voltage - Supply | 0.825V ~ 0.876V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 100°C (TJ) |
| Package / Case | 900-BBGA, FCBGA |
| Supplier Device Package | 900-FCBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcku9p-1ffve900e |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Summary of Features

Processing System Overview

UltraScale+ MPSoCs feature dual and quad core variants of the ARM Cortex-A53 (APU) with dual-core ARM Cortex-R5 (RPU) processing system (PS). Some devices also include a dedicated ARM Mali[™]-400 MP2 graphics processing unit (GPU). See Table 2.

| | CG Devices | EG Devices | EV Devices | | | | | | | |
|-----|--------------------------|--------------------------|--------------------------|--|--|--|--|--|--|--|
| APU | Dual-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 | | | | | | | |
| RPU | Dual-core ARM Cortex-R5 | Dual-core ARM Cortex-R5 | Dual-core ARM Cortex-R5 | | | | | | | |
| GPU | - | Mali-400MP2 | Mali-400MP2 | | | | | | | |
| VCU | - | _ | H.264/H.265 | | | | | | | |

To support the processors' functionality, a number of peripherals with dedicated functions are included in the PS. For interfacing to external memories for data or configuration storage, the PS includes a multi-protocol dynamic memory controller, a DMA controller, a NAND controller, an SD/eMMC controller and a Quad SPI controller. In addition to interfacing to external memories, the APU also includes a Level-1 (L1) and Level-2 (L2) cache hierarchy; the RPU includes an L1 cache and Tightly Coupled memory subsystem. Each has access to a 256KB on-chip memory.

For high-speed interfacing, the PS includes 4 channels of transmit (TX) and receive (RX) pairs of transceivers, called PS-GTR transceivers, supporting data rates of up to 6.0Gb/s. These transceivers can interface to the high-speed peripheral blocks to support PCIe Gen2 root complex or end point in x1, x2, or x4 configurations; Serial-ATA (SATA) at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates; and up to two lanes of Display Port at 1.62Gb/s, 2.7Gb/s, or 5.4Gb/s data rates. The PS-GTR transceivers can also interface to components over USB 3.0 and Serial Gigabit Media Independent Interface (SGMII).

For general connectivity, the PS includes: a pair of USB 2.0 controllers, which can be configured as host, device, or On-The-Go (OTG); an I2C controller; a UART; and a CAN2.0B controller that conforms to ISO11898-1. There are also four triple speed Ethernet MACs and 128 bits of GPIO, of which 78 bits are available through the MIO and 96 through the EMIO.

High-bandwidth connectivity based on the ARM AMBA® AXI4 protocol connects the processing units with the peripherals and provides interface between the PS and the programmable logic (PL).

For additional information, go to: <u>DS891</u>, *Zynq UltraScale+ MPSoC Overview*.

I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken

Data is transported on and off chip through a combination of the high-performance parallel SelectIO[™] interface and high-speed serial transceiver connectivity. I/O blocks provide support for cutting-edge memory interface and network protocols through flexible I/O standard and voltage support. The serial transceivers in the UltraScale architecture-based devices transfer data up to 32.75Gb/s, enabling 25G+ backplane designs with dramatically lower power per bit than previous generation transceivers. All transceivers, except the PS-GTR, support the required data rates for PCIe Gen3, and Gen4 (rev 0.5), and integrated blocks for PCIe enable UltraScale devices to support up to Gen4 x8 and Gen3 x16 Endpoint and Root Port designs. Integrated blocks for 150Gb/s Interlaken and 100Gb/s Ethernet (100G MAC/PCS) extend the capabilities of UltraScale devices, enabling simple, reliable support for Nx100G switch and bridge applications. Virtex UltraScale+ HBM devices include Cache Coherent Interconnect for Accelerators (CCIX) ports for coherently sharing data with different processors.

Clocks and Memory Interfaces

UltraScale devices contain powerful clock management circuitry, including clock synthesis, buffering, and routing components that together provide a highly capable framework to meet design requirements. The clock network allows for extremely flexible distribution of clocks to minimize the skew, power consumption, and delay associated with clock signals. The clock management technology is tightly integrated with dedicated memory interface circuitry to enable support for high-performance external memories, including DDR4. In addition to parallel memory interfaces, UltraScale devices support serial memories, such as hybrid memory cube (HMC).

Routing, SSI, Logic, Storage, and Signal Processing

Configurable Logic Blocks (CLBs) containing 6-input look-up tables (LUTs) and flip-flops, DSP slices with 27x18 multipliers, 36Kb block RAMs with built-in FIFO and ECC support, and 4Kx72 UltraRAM blocks (in UltraScale+ devices) are all connected with an abundance of high-performance, low-latency interconnect. In addition to logical functions, the CLB provides shift register, multiplexer, and carry logic functionality as well as the ability to configure the LUTs as distributed memory to complement the highly capable and configurable block RAMs. The DSP slice, with its 96-bit-wide XOR functionality, 27-bit pre-adder, and 30-bit A input, performs numerous independent functions including multiply accumulate, multiply add, and pattern detect. In addition to the device interconnect, in devices using SSI technology, signals can cross between super-logic regions (SLRs) using dedicated, low-latency interface tiles. These combined routing resources enable easy support for next-generation bus data widths. Virtex UltraScale+ HBM devices include up to 8GB of high bandwidth memory.

Configuration, Encryption, and System Monitoring

The configuration and encryption block performs numerous device-level functions critical to the successful operation of the FPGA or MPSoC. This high-performance configuration block enables device configuration from external media through various protocols, including PCIe, often with no requirement to use multi-function I/O pins during configuration. The configuration block also provides 256-bit AES-GCM decryption capability at the same performance as unencrypted configuration. Additional features include SEU detection and correction, partial reconfiguration support, and battery-backed RAM or eFUSE technology for AES key storage to provide additional security. The System Monitor enables the monitoring of the physical environment via on-chip temperature and supply sensors and can also monitor up to 17 external analog inputs. With UltraScale+ MPSoCs, the device is booted via the Configuration and Security Unit (CSU), which supports secure boot via the 256-bit AES-GCM and SHA/384 blocks. The cryptographic engines in the CSU can be used in the MPSoC after boot for user encryption.

Migrating Devices

UltraScale and UltraScale+ families provide footprint compatibility to enable users to migrate designs from one device or family to another. Any two packages with the same footprint identifier code are footprint compatible. For example, Kintex UltraScale devices in the A1156 packages are footprint compatible with Kintex UltraScale+ devices in the A1156 packages. Likewise, Virtex UltraScale devices in the B2104 packages are compatible with Virtex UltraScale+ devices and Kintex UltraScale devices in the B2104 packages. All valid device/package combinations are provided in the Device-Package Combinations and Maximum I/Os tables in this document. Refer to UG583, UltraScale Architecture PCB Design User Guide for more detail on migrating between UltraScale and UltraScale+ devices and packages.

Kintex UltraScale+ FPGA Feature Summary

Table 5: Kintex UltraScale+ FPGA Feature Summary

| | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P |
|---|---------|---------|---------|---------|---------|-----------|
| System Logic Cells | 355,950 | 474,600 | 599,550 | 653,100 | 746,550 | 1,143,450 |
| CLB Flip-Flops | 325,440 | 433,920 | 548,160 | 597,120 | 682,560 | 1,045,440 |
| CLB LUTs | 162,720 | 216,960 | 274,080 | 298,560 | 341,280 | 522,720 |
| Max. Distributed RAM (Mb) | 4.7 | 6.1 | 8.8 | 9.1 | 11.3 | 9.8 |
| Block RAM Blocks | 360 | 480 | 912 | 600 | 744 | 984 |
| Block RAM (Mb) | 12.7 | 16.9 | 32.1 | 21.1 | 26.2 | 34.6 |
| UltraRAM Blocks | 48 | 64 | 0 | 80 | 112 | 128 |
| UltraRAM (Mb) | 13.5 | 18.0 | 0 | 22.5 | 31.5 | 36.0 |
| CMTs (1 MMCM and 2 PLLs) | 4 | 4 | 4 | 8 | 4 | 11 |
| Max. HP I/O ⁽¹⁾ | 208 | 208 | 208 | 416 | 208 | 572 |
| Max. HD I/O ⁽²⁾ | 96 | 96 | 96 | 96 | 96 | 96 |
| DSP Slices | 1,368 | 1,824 | 2,520 | 2,928 | 3,528 | 1,968 |
| System Monitor | 1 | 1 | 1 | 1 | 1 | 1 |
| GTH Transceiver 16.3Gb/s | 0 | 0 | 28 | 32 | 28 | 44 |
| GTY Transceivers 32.75Gb/s ⁽³⁾ | 16 | 16 | 0 | 20 | 0 | 32 |
| Transceiver Fractional PLLs | 8 | 8 | 14 | 26 | 14 | 38 |
| PCIe Gen3 x16 and Gen4 x8 | 1 | 1 | 0 | 4 | 0 | 5 |
| 150G Interlaken | 0 | 0 | 0 | 1 | 0 | 4 |
| 100G Ethernet w/RS-FEC | 0 | 1 | 0 | 2 | 0 | 4 |

Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.

3. GTY transceiver line rates are package limited: SFVB784 to 12.5Gb/s; FFVA676, FFVD900, and FFVA1156 to 16.3Gb/s. See Table 6.

Kintex UltraScale+ Device-Package Combinations and Maximum I/Os

| Table 6: Kintex UltraScale+ | Dovico Dockago | Combinations a | nd Maximum L/Oc |
|-----------------------------|----------------|----------------|-----------------|
| | Device-Package | compinations a | nu waximum 1705 |

| Dookogo | Package | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P |
|-------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package (1)(2)(4) | Dimensions (mm) | HD, HP GTH, GTY |
| SFVB784 ⁽³⁾ | 23x23 | 96, 208 0, 16 | 96, 208 0, 16 | | | | |
| FFVA676 ⁽³⁾ | 27x27 | 48, 208 0, 16 | 48, 208 0, 16 | | | | |
| FFVB676 | 27x27 | 72, 208 0, 16 | 72, 208 0, 16 | | | | |
| FFVD900 ⁽³⁾ | 31x31 | 96, 208 0, 16 | 96, 208 0, 16 | | 96, 312 16, 0 | | |
| FFVE900 | 31x31 | | | 96, 208 28, 0 | | 96, 208 28, 0 | |
| FFVA1156 ⁽³⁾ | 35x35 | | | | 48, 416 20, 8 | | 48, 468 20, 8 |
| FFVE1517 | 40x40 | | | | 96, 416 32, 20 | | 96, 416 32, 24 |
| FFVA1760 | 42.5x42.5 | | | | | | 96, 416 44, 32 |
| FFVE1760 | 42.5x42.5 | | | | | | 96, 572 32, 24 |

Notes:

1. Go to Ordering Information for package designation details.

2. FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.

3. GTY transceiver line rates are package limited: SFVB784 to 12.5Gb/s; FFVA676, FFVD900, and FFVA1156 to 16.3Gb/s.

4. Packages with the same last letter and number sequence, e.g., A676, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the <u>UltraScale Architecture Product Selection Guide</u> for details on inter-family migration.

Virtex UltraScale FPGA Feature Summary

| | VU065 | VU080 | VU095 | VU125 | VU160 | VU190 | VU440 |
|--------------------------------|---------|---------|-----------|-----------|-----------|-----------|-----------|
| System Logic Cells | 783,300 | 975,000 | 1,176,000 | 1,566,600 | 2,026,500 | 2,349,900 | 5,540,850 |
| CLB Flip-Flops | 716,160 | 891,424 | 1,075,200 | 1,432,320 | 1,852,800 | 2,148,480 | 5,065,920 |
| CLB LUTs | 358,080 | 445,712 | 537,600 | 716,160 | 926,400 | 1,074,240 | 2,532,960 |
| Maximum Distributed RAM (Mb) | 4.8 | 3.9 | 4.8 | 9.7 | 12.7 | 14.5 | 28.7 |
| Block RAM Blocks | 1,260 | 1,421 | 1,728 | 2,520 | 3,276 | 3,780 | 2,520 |
| Block RAM (Mb) | 44.3 | 50.0 | 60.8 | 88.6 | 115.2 | 132.9 | 88.6 |
| CMT (1 MMCM, 2 PLLs) | 10 | 16 | 16 | 20 | 28 | 30 | 30 |
| I/O DLLs | 40 | 64 | 64 | 80 | 120 | 120 | 120 |
| Maximum HP I/Os ⁽¹⁾ | 468 | 780 | 780 | 780 | 650 | 650 | 1,404 |
| Maximum HR I/Os ⁽²⁾ | 52 | 52 | 52 | 104 | 52 | 52 | 52 |
| DSP Slices | 600 | 672 | 768 | 1,200 | 1,560 | 1,800 | 2,880 |
| System Monitor | 1 | 1 | 1 | 2 | 3 | 3 | 3 |
| PCIe Gen3 x8 | 2 | 4 | 4 | 4 | 4 | 6 | 6 |
| 150G Interlaken | 3 | 6 | 6 | 6 | 8 | 9 | 0 |
| 100G Ethernet | 3 | 4 | 4 | 6 | 9 | 9 | 3 |
| GTH 16.3Gb/s Transceivers | 20 | 32 | 32 | 40 | 52 | 60 | 48 |
| GTY 30.5Gb/s Transceivers | 20 | 32 | 32 | 40 | 52 | 60 | 0 |
| Transceiver Fractional PLLs | 10 | 16 | 16 | 20 | 26 | 30 | 0 |

Table 7: Virtex UltraScale FPGA Feature Summary

Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.

Virtex UltraScale Device-Package Combinations and Maximum I/Os

| Table 0. Vinter Illing Coole Device Deckage Combinations and Meximum I | 10- |
|--|-----|
| Table 8: Virtex UltraScale Device-Package Combinations and Maximum I | 70s |

| | Package | VU065 | VU080 | VU095 | VU125 | VU160 | VU190 | VU440 | |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|
| Package ⁽¹⁾⁽²⁾⁽³⁾ | Dimensions (mm) | HR, HP GTH, GTY | |
| FFVC1517 | 40x40 | 52, 468 20, 20 | 52, 468 20, 20 | 52, 468 20, 20 | | | | | |
| FFVD1517 | 40x40 | | 52, 286 32, 32 | 52, 286 32, 32 | | | | | |
| FLVD1517 | 40x40 | | | | 52, 286 40, 32 | | | | |
| FFVB1760 | 42.5x42.5 | | 52, 650 32, 16 | 52, 650 32, 16 | | | | | |
| FLVB1760 | 42.5x42.5 | | | | 52, 650 36, 16 | | | | |
| FFVA2104 | 47.5x47.5 | | 52, 780 28, 24 | 52, 780 28, 24 | | | | | |
| FLVA2104 | 47.5x47.5 | | | | 52, 780 28, 24 | - | | | |
| FFVB2104 | 47.5x47.5 | | 52, 650 32, 32 | 52, 650 32, 32 | | | | | |
| FLVB2104 | 47.5x47.5 | | | | 52, 650 40, 36 | | | | |
| FLGB2104 | 47.5x47.5 | | | | | 52, 650 40, 36 | 52, 650 40, 36 | | |
| FFVC2104 | 47.5x47.5 | | | 52, 364 32, 32 | | | | | |
| FLVC2104 | 47.5x47.5 | | | | 52, 364 40, 40 | | | | |
| FLGC2104 | 47.5x47.5 | | | | | 52, 364 52, 52 | 52, 364 52, 52 | | |
| FLGB2377 | 50x50 | | | | | | | 52, 1248 36, 0 | |
| FLGA2577 | 52.5x52.5 | | | | | | 0, 448 60, 60 | | |
| FLGA2892 | 55x55 | | | | | | | 52, 1404 48, 0 | |

Notes:

2. All packages have 1.0mm ball pitch.

3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the <u>UltraScale Architecture Product Selection Guide</u> for details on inter-family migration.

^{1.} Go to Ordering Information for package designation details.

Virtex UltraScale+ FPGA Feature Summary

Table 9: Virtex UltraScale+ FPGA Feature Summary

| | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU31P | VU33P | VU35P | VU37P |
|---|---------|-----------|-----------|-----------|-----------|-----------|---------|---------|-----------|-----------|
| System Logic Cells | 862,050 | 1,313,763 | 1,724,100 | 2,586,150 | 2,835,000 | 3,780,000 | 961,800 | 961,800 | 1,906,800 | 2,851,800 |
| CLB Flip-Flops | 788,160 | 1,201,154 | 1,576,320 | 2,364,480 | 2,592,000 | 3,456,000 | 879,360 | 879,360 | 1,743,360 | 2,607,360 |
| CLB LUTs | 394,080 | 600,577 | 788,160 | 1,182,240 | 1,296,000 | 1,728,000 | 439,680 | 439,680 | 871,680 | 1,303,680 |
| Max. Distributed RAM (Mb) | 12.0 | 18.3 | 24.1 | 36.1 | 36.2 | 48.3 | 12.5 | 12.5 | 24.6 | 36.7 |
| Block RAM Blocks | 720 | 1,024 | 1,440 | 2,160 | 2,016 | 2,688 | 672 | 672 | 1,344 | 2,016 |
| Block RAM (Mb) | 25.3 | 36.0 | 50.6 | 75.9 | 70.9 | 94.5 | 23.6 | 23.6 | 47.3 | 70.9 |
| UltraRAM Blocks | 320 | 470 | 640 | 960 | 960 | 1,280 | 320 | 320 | 640 | 960 |
| UltraRAM (Mb) | 90.0 | 132.2 | 180.0 | 270.0 | 270.0 | 360.0 | 90.0 | 90.0 | 180.0 | 270.0 |
| HBM DRAM (GB) | _ | _ | _ | - | _ | _ | 4 | 8 | 8 | 8 |
| CMTs (1 MMCM and 2 PLLs) | 10 | 20 | 20 | 30 | 12 | 16 | 4 | 4 | 8 | 12 |
| Max. HP I/O ⁽¹⁾ | 520 | 832 | 832 | 832 | 624 | 832 | 208 | 208 | 416 | 624 |
| DSP Slices | 2,280 | 3,474 | 4,560 | 6,840 | 9,216 | 12,288 | 2,880 | 2,880 | 5,952 | 9,024 |
| System Monitor | 1 | 2 | 2 | 3 | 3 | 4 | 1 | 1 | 2 | 3 |
| GTY Transceivers 32.75Gb/s ⁽²⁾ | 40 | 80 | 80 | 120 | 96 | 128 | 32 | 32 | 64 | 96 |
| Transceiver Fractional PLLs | 20 | 40 | 40 | 60 | 48 | 64 | 16 | 16 | 32 | 48 |
| PCIe Gen3 x16 and Gen4 x8 | 2 | 4 | 4 | 6 | 3 | 4 | 4 | 4 | 5 | 6 |
| CCIX Ports ⁽³⁾ | _ | _ | _ | _ | _ | _ | 4 | 4 | 4 | 4 |
| 150G Interlaken | 3 | 4 | 6 | 9 | 6 | 8 | 0 | 0 | 2 | 4 |
| 100G Ethernet w/RS-FEC | 3 | 4 | 6 | 9 | 9 | 12 | 2 | 2 | 5 | 8 |

Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s. See Table 10.

3. A CCIX port requires the use of a PCIe Gen3 x16 / Gen4 x8 block.

www.xilinx.com

Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

| Package (1)(2)(3) | Package | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU31P | VU33P | VU35P | VU37P |
|-------------------------|--------------------------|---------|---------|---------|----------|---------|----------|---------|---------|---------|---------|
| (1)(2)(3) | Dimensions (mm) | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY | HP, GTY |
| FFVC1517 | 40x40 | 520, 40 | | | | | | | | | |
| FLGF1924 ⁽⁴⁾ | 45x45 | | | | | 624, 64 | | | | | |
| FLVA2104 | 47.5x47.5 | | 832, 52 | 832, 52 | | | | | | | |
| FLGA2104 | 47.5x47.5 | | | | 832, 52 | | | | | | |
| FHGA2104 | 52.5x52.5 ⁽⁵⁾ | | | | | | 832, 52 | | | | |
| FLVB2104 | 47.5x47.5 | | 702, 76 | 702, 76 | | | | | | | |
| FLGB2104 | 47.5x47.5 | | | | 702, 76 | 572, 76 | | | | | |
| FHGB2104 | 52.5x52.5 ⁽⁵⁾ | | | | | | 702, 76 | | | | |
| FLVC2104 | 47.5x47.5 | | 416, 80 | 416, 80 | | | | | | | |
| FLGC2104 | 47.5x47.5 | | | | 416, 104 | 416, 96 | | | | | |
| FHGC2104 | 52.5x52.5 ⁽⁵⁾ | | | | | | 416, 104 | | | | |
| FSGD2104 | 47.5x47.5 | | | | 676, 76 | 572, 76 | | | | | |
| FIGD2104 | 52.5x52.5 ⁽⁵⁾ | | | | | | 676, 76 | | | | |
| FLGA2577 | 52.5x52.5 | | | | 448, 120 | 448, 96 | 448, 128 | | | | |
| FSVH1924 | 45x45 | | | | - | | | 208, 32 | | | |
| FSVH2104 | 47.5x47.5 | | | | | | | | 208, 32 | 416, 64 | |
| FSVH2892 | 55x55 | | | | | | | | | 416, 64 | 624, 96 |

Table 10: Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

Notes:

1. Go to Ordering Information for package designation details.

2. All packages have 1.0mm ball pitch.

3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the <u>UltraScale Architecture Product Selection Guide</u> for details on inter-family migration.

4. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s.

5. These 52.5x52.5mm overhang packages have the same PCB ball footprint as the corresponding 47.5x47.5mm packages (i.e., the same last letter and number sequence) and are footprint compatible.

www.xilinx.com

Zynq UltraScale+: CG Device-Package Combinations and Maximum I/Os

| Table 12. | 7 una Illtra Saala | · CC Davias Daskar | a Combinations | and Maximum L/Oc |
|-----------|--------------------|---------------------|-----------------|------------------|
| TADIE IZ. | Zyny Ulliascale+ | -: CG Device-Packag | je compinations | and Maximum I/Os |

| Deekege | Package | ZU2CG | ZU3CG | ZU4CG | ZU5CG | ZU6CG | ZU7CG | ZU9CG |
|----------------------------|-----------------|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package (1)(2)(3)(4)(5) | Dimensions (mm) | | HD, HP GTH, GTY |
| SBVA484 ⁽⁶⁾ | 19x19 | 24, 58 0, 0 | 24, 58 0, 0 | | | | | |
| SFVA625 | 21x21 | 24, 156 0, 0 | 24, 156 0, 0 | | | | | |
| SFVC784 ⁽⁷⁾ | 23x23 | 96, 156 0, 0 | 96, 156 0, 0 | 96, 156 4, 0 | 96, 156 4, 0 | | | |
| FBVB900 | 31x31 | | | 48, 156 16, 0 | 48, 156 16, 0 | | 48, 156 16, 0 | |
| FFVC900 | 31x31 | | | | | 48, 156 16, 0 | | 48, 156 16, 0 |
| FFVB1156 | 35x35 | | | | | 120, 208 24, 0 | | 120, 208 24, 0 |
| FFVC1156 | 35x35 | | | | | | 48, 312 20, 0 | |
| FFVF1517 | 40x40 | | | | | | 48, 416 24, 0 | |

Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2CG and ZU3CG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same V_{CCO} supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.

Zynq UltraScale+: EG Device Feature Summary

| Table | 15: Zyng | UltraScale+: | EV Device | Feature | Summary |
|-------|----------|--------------|------------------|---------|-----------------------------------|
| | | | | | · · · · · · · · · · · · · · · · · |

| | | - | | | | | |
|---|--|--|---|--|--|--|--|
| | ZU4EV | ZU5EV | ZU7EV | | | | |
| Application Processing Unit | Quad-core ARM Cortex-A53 MPC 3 | ore with CoreSight; NEON & Single 32KB/32KB L1 Cache, 1MB L2 Cach | e/Double Precision Floating Point; e | | | | |
| Real-Time Processing Unit | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM | | | | | | |
| Embedded and External Memory | 256KB On-Chip Memory | w/ECC; External DDR4; DDR3; DE External Quad-SPI; NAND; eMMC | DR3L; LPDDR4; LPDDR3; | | | | |
| General Connectivity | 214 PS I/O; UART; CAN; USB 2 | .0; I2C; SPI; 32b GPIO; Real Time Timer Counters | Clock; WatchDog Timers; Triple | | | | |
| High-Speed Connectivity | 4 PS-GTR; PCIe Gen | 1/2; Serial ATA 3.1; DisplayPort 1 | .2a; USB 3.0; SGMII | | | | |
| Graphic Processing Unit | | ARM Mali-400 MP2; 64KB L2 Cache | 9 | | | | |
| Video Codec | 1 | 1 | 1 | | | | |
| System Logic Cells | 192,150 | 256,200 | 504,000 | | | | |
| CLB Flip-Flops | 175,680 | 234,240 | 460,800 | | | | |
| CLB LUTs | 87,840 | 117,120 | 230,400 | | | | |
| Distributed RAM (Mb) | 2.6 | 3.5 | 6.2 | | | | |
| Block RAM Blocks | 128 | 144 | 312 | | | | |
| Block RAM (Mb) | 4.5 | 5.1 | 11.0 | | | | |
| UltraRAM Blocks | 48 | 64 | 96 | | | | |
| UltraRAM (Mb) | 14.0 | 18.0 | 27.0 | | | | |
| DSP Slices | 728 | 1,248 | 1,728 | | | | |
| CMTs | 4 | 4 | 8 | | | | |
| Max. HP I/O ⁽¹⁾ | 156 | 156 | 416 | | | | |
| Max. HD I/O ⁽²⁾ | 96 | 96 | 48 | | | | |
| System Monitor | 2 | 2 | 2 | | | | |
| GTH Transceiver 16.3Gb/s ⁽³⁾ | 16 | 16 | 24 | | | | |
| GTY Transceivers 32.75Gb/s | 0 | 0 | 0 | | | | |
| Transceiver Fractional PLLs | 8 | 8 | 12 | | | | |
| PCIe Gen3 x16 and Gen4 x8 | 2 | 2 | 2 | | | | |
| 150G Interlaken | 0 | 0 | 0 | | | | |
| 100G Ethernet w/ RS-FEC | 0 | 0 | 0 | | | | |

Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.

3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 16.

www.xilinx.com

Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Dackago | Package | ZU4EV | ZU5EV | ZU7EV |
|-------------------------|--------------------|--------------------|--------------------|--------------------|
| Package (1)(2)(3)(4) | Dimensions (mm) | HD, HP GTH, GTY | HD, HP GTH, GTY | HD, HP GTH, GTY |
| SFVC784 ⁽⁵⁾ | 23x23 | 96, 156 4, 0 | 96, 156 4, 0 | |
| FBVB900 | 31x31 | 48, 156 16, 0 | 48, 156 16, 0 | 48, 156 16, 0 |
| FFVC1156 | 35x35 | | | 48, 312 20, 0 |
| FFVF1517 | 40x40 | | | 48, 416 24, 0 |

Table 16: Zynq UltraScale+: EV Device-Package Combinations and Maximum I/Os

Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.
- 5. Packages with the same last letter and number sequence, e.g., B900, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.

Device Layout

UltraScale devices are arranged in a column-and-grid layout. Columns of resources are combined in different ratios to provide the optimum capability for the device density, target market or application, and device cost. At the core of UltraScale+ MPSoCs is the processing system that displaces some of the full or partial columns of programmable logic resources. Figure 1 shows a device-level view with resources grouped together. For simplicity, certain resources such as the processing system, integrated blocks for PCIe, configuration logic, and System Monitor are not shown.

| Transceivers | CLB, DSP, Block RAM | I/O, Clocking, Memory Interface Logic | CLB, DSP, Block RAM | I/O, Clocking, Memory Interface Logic | CLB, DSP, Block RAM | Transceivers | |
|--------------|---------------------|---------------------------------------|---------------------|---------------------------------------|---------------------|--------------|--|
|--------------|---------------------|---------------------------------------|---------------------|---------------------------------------|---------------------|--------------|--|

DS890_01_101712

Figure 1: FPGA with Columnar Resources

Resources within the device are divided into segmented clock regions. The height of a clock region is 60 CLBs. A bank of 52 I/Os, 24 DSP slices, 12 block RAMs, or 4 transceiver channels also matches the height of a clock region. The width of a clock region is essentially the same in all cases, regardless of device size or the mix of resources in the region, enabling repeatable timing results. Each segmented clock region

General Connectivity

There are many peripherals in the PS for connecting to external devices over industry standard protocols, including CAN2.0B, USB, Ethernet, I2C, and UART. Many of the peripherals support clock gating and power gating modes to reduce dynamic and static power consumption.

USB 3.0/2.0

The pair of USB controllers can be configured as host, device, or On-The-Go (OTG). The core is compliant to USB 3.0 specification and supports super, high, full, and low speed modes in all configurations. In host mode, the USB controller is compliant with the Intel XHCI specification. In device mode, it supports up to 12 end points. While operating in USB 3.0 mode, the controller uses the serial transceiver and operates up to 5.0Gb/s. In USB 2.0 mode, the Universal Low Peripheral Interface (ULPI) is used to connect the controller to an external PHY operating up to 480Mb/s. The ULPI is also connected in USB 3.0 mode to support high-speed operations.

Ethernet MAC

The four tri-speed ethernet MACs support 10Mb/s, 100Mb/s, and 1Gb/s operations. The MACs support jumbo frames and time stamping through the interfaces based on IEEE Std 1588v2. The ethernet MACs can be connected through the serial transceivers (SGMII), the MIO (RGMII), or through EMIO (GMII). The GMII interface can be converted to a different interface within the PL.

High-Speed Connectivity

The PS includes four PS-GTR transceivers (transmit and receive), supporting data rates up to 6.0Gb/s and can interface to the peripherals for communication over PCIe, SATA, USB 3.0, SGMII, and DisplayPort.

PCle

The integrated block for PCIe is compliant with PCI Express base specification 2.1 and supports x1, x2, and x4 configurations as root complex or end point, compliant to transaction ordering rules in both configurations. It has built-in DMA, supports one virtual channel and provides fully configurable base address registers.

SATA

Users can connect up to two external devices using the two SATA host port interfaces compliant to the SATA 3.1 specification. The SATA interfaces can operate at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates and are compliant with advanced host controller interface (AHCI) version 1.3 supporting partial and slumber power modes.

DisplayPort

The DisplayPort controller supports up to two lanes of source-only DisplayPort compliant with VESA DisplayPort v1.2a specification (source only) at 1.62Gb/s, 2.7Gb/s, and 5.4Gb/s data rates. The controller supports single stream transport (SST); video resolution up to 4Kx2K at a 30Hz frame rate; video formats Y-only, YCbCr444, YCbCr422, YCbCr420, RGB, YUV444, YUV422, xvYCC, and pixel color depth of 6, 8, 10, and 12 bits per color component.

Stacked Silicon Interconnect (SSI) Technology

Many challenges associated with creating high-capacity devices are addressed by Xilinx with the second generation of the pioneering 3D SSI technology. SSI technology enables multiple super-logic regions (SLRs) to be combined on a passive interposer layer, using proven manufacturing and assembly techniques from industry leaders, to create a single device with more than 20,000 low-power inter-SLR connections. Dedicated interface tiles within the SLRs provide ultra-high bandwidth, low latency connectivity to other SLRs. Table 19 shows the number of SLRs in devices that use SSI technology and their dimensions.

| | KintexVirtexVirtexUltraScaleUltraScaleUltraScale+ | | | | | | | | | | | | | | |
|----------------------------|---|-------|-------|-------|-------|-------|------|------|------|-------|-------|-------|-------|-------|-------|
| Device | KU085 | KU115 | VU125 | VU160 | VU190 | VU440 | VU5P | VU7P | VU9P | VU11P | VU13P | VU31P | VU33P | VU35P | VU37P |
| # SLRs | 2 | 2 | 2 | 3 | 3 | 3 | 2 | 2 | 3 | 3 | 4 | 1 | 1 | 2 | 3 |
| SLR Width (in regions) | 6 | 6 | 6 | 6 | 6 | 9 | 6 | 6 | 6 | 8 | 8 | 8 | 8 | 8 | 8 |
| SLR Height (in regions) | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 4 | 4 | 4 | 4 | 4 | 4 |

Clock Management

The clock generation and distribution components in UltraScale devices are located adjacent to the columns that contain the memory interface and input and output circuitry. This tight coupling of clocking and I/O provides low-latency clocking to the I/O for memory interfaces and other I/O protocols. Within every clock management tile (CMT) resides one mixed-mode clock manager (MMCM), two PLLs, clock distribution buffers and routing, and dedicated circuitry for implementing external memory interfaces.

Mixed-Mode Clock Manager

The mixed-mode clock manager (MMCM) can serve as a frequency synthesizer for a wide range of frequencies and as a jitter filter for incoming clocks. At the center of the MMCM is a voltage-controlled oscillator (VCO), which speeds up and slows down depending on the input voltage it receives from the phase frequency detector (PFD).

There are three sets of programmable frequency dividers (D, M, and O) that are programmable by configuration and during normal operation via the Dynamic Reconfiguration Port (DRP). The pre-divider D reduces the input frequency and feeds one input of the phase/frequency comparator. The feedback divider M acts as a multiplier because it divides the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the VCO within its specified frequency range. The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each phase can be selected to drive one of the output dividers, and each divider is programmable by configuration to divide by any integer from 1 to 128.

The MMCM has three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-Bandwidth mode has the best jitter attenuation. High-Bandwidth mode has the best phase offset. Optimized mode allows the tools to find the best setting. The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.

PLL

With fewer features than the MMCM, the two PLLs in a clock management tile are primarily present to provide the necessary clocks to the dedicated memory interface circuitry. The circuit at the center of the PLLs is similar to the MMCM, with PFD feeding a VCO and programmable M, D, and O counters. There are two divided outputs to the device fabric per PLL as well as one clock plus one enable signal to the memory interface circuitry.

UltraScale+ MPSoCs are equipped with five additional PLLs in the PS for independently configuring the four primary clock domains with the PS: the APU, the RPU, the DDR controller, and the I/O peripherals.

Clock Distribution

Clocks are distributed throughout UltraScale devices via buffers that drive a number of vertical and horizontal tracks. There are 24 horizontal clock routes per clock region and 24 vertical clock routes per clock region with 24 additional vertical clock routes adjacent to the MMCM and PLL. Within a clock region, clock signals are routed to the device logic (CLBs, etc.) via 16 gateable leaf clocks.

Several types of clock buffers are available. The BUFGCE and BUFCE_LEAF buffers provide clock gating at the global and leaf levels, respectively. BUFGCTRL provides glitchless clock muxing and gating capability. BUFGCE_DIV has clock gating capability and can divide a clock by 1 to 8. BUFG_GT performs clock division from 1 to 8 for the transceiver clocks. In MPSoCs, clocks can be transferred from the PS to the PL using dedicated buffers.

Memory Interfaces

Memory interface data rates continue to increase, driving the need for dedicated circuitry that enables high performance, reliable interfacing to current and next-generation memory technologies. Every UltraScale device includes dedicated physical interfaces (PHY) blocks located between the CMT and I/O columns that support implementation of high-performance PHY blocks to external memories such as DDR4, DDR3, QDRII+, and RLDRAM3. The PHY blocks in each I/O bank generate the address/control and data bus signaling protocols as well as the precision clock/data alignment required to reliably communicate with a variety of high-performance memory standards. Multiple I/O banks can be used to create wider memory interfaces.

As well as external parallel memory interfaces, UltraScale FPGAs and MPSoCs can communicate to external serial memories, such as Hybrid Memory Cube (HMC), via the high-speed serial transceivers. All transceivers in the UltraScale architecture support the HMC protocol, up to 15Gb/s line rates. UltraScale devices support the highest bandwidth HMC configuration of 64 lanes with a single FPGA.

Block RAM

Every UltraScale architecture-based device contains a number of 36 Kb block RAMs, each with two completely independent ports that share only the stored data. Each block RAM can be configured as one 36Kb RAM or two independent 18Kb RAMs. Each memory access, read or write, is controlled by the clock. Connections in every block RAM column enable signals to be cascaded between vertically adjacent block RAMs, providing an easy method to create large, fast memory arrays, and FIFOs with greatly reduced power consumption.

All inputs, data, address, clock enables, and write enables are registered. The input address is always clocked (unless address latching is turned off), retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation, the data output can reflect either the previously stored data or the newly written data, or it can remain unchanged. Block RAM sites that remain unused in the user design are automatically powered down to reduce total power consumption. There is an additional pin on every block RAM to control the dynamic power gating feature.

Programmable Data Width

Each port can be configured as $32K \times 1$; $16K \times 2$; $8K \times 4$; $4K \times 9$ (or 8); $2K \times 18$ (or 16); $1K \times 36$ (or 32); or 512×72 (or 64). Whether configured as block RAM or FIFO, the two ports can have different aspect ratios without any constraints. Each block RAM can be divided into two completely independent 18Kb block RAMs that can each be configured to any aspect ratio from $16K \times 1$ to 512×36 . Everything described previously for the full 36Kb block RAM also applies to each of the smaller 18Kb block RAMs. Only in simple dual-port (SDP) mode can data widths of greater than 18bits (18Kb RAM) or 36 bits (36Kb RAM) be accessed. In this mode, one port is dedicated to read operation, the other to write operation. In SDP mode, one side (read or write) can be variable, while the other is fixed to 32/36 or 64/72. Both sides of the dual-port 36Kb RAM can be of variable width.

Error Detection and Correction

Each 64-bit-wide block RAM can generate, store, and utilize eight additional Hamming code bits and perform single-bit error correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to or reading from external 64- to 72-bit-wide memories.

FIFO Controller

Each block RAM can be configured as a 36Kb FIFO or an 18Kb FIFO. The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments the internal addresses and provides four handshaking flags: full, empty, programmable full, and programmable empty. The programmable flags allow the user to specify the FIFO counter values that make these flags go active. The FIFO width and depth are programmable with support for different read port and write port widths on a single FIFO. A dedicated cascade path allows for easy creation of deeper FIFOs.

Ordering Information


Table 21 shows the speed and temperature grades available in the different device families. V_{CCINT} supply voltage is listed in parentheses.

| | | | Speed Grad | le and Temperature Grade | |
|-----------------------|--|-------------------|---------------------------|--------------------------------------|--------------------------------------|
| Device Family | Devices | Commercial (C) | Ex | Industrial (I) | |
| | | 0°C to +85°C | 0°C to +100°C | 0°C to +110°C | –40°C to +100°C |
| | | | -3E ⁽¹⁾ (1.0V) | | |
| Kintex | All | | -2E (0.95V) | | -21 (0.95V) |
| UltraScale | All | -1C (0.95V) | | | -11 (0.95V) |
| | | | | | -1LI ⁽¹⁾ (0.95V or 0.90V) |
| | | | -3E (0.90V) | | |
| | | | -2E (0.85V) | | -21 (0.85V) |
| Kintex UltraScale+ | All | | | -2LE ⁽²⁾ (0.85V or 0.72V) | |
| Offi abcale i | | | -1E (0.85V) | | -11 (0.85V) |
| | | | | | -1LI (0.85V or 0.72V) |
| | VU065 VU080 VU095 VU125 VU160 VU190 | | -3E (1.0V) | | |
| | | | -2E (0.95V) | | -21 (0.95V) |
| Virtex UltraScale | | | -1HE (0.95V or 1.0V) | | -11 (0.95V) |
| Unitablaic | | | -3E (1.0V) | | |
| | VU440 | | -2E (0.95V) | | -21 (0.95V) |
| | | -1C (0.95V) | | | -11 (0.95V) |
| | VU3P | | -3E (0.90V) | | |
| | VU5P VU7P | | -2E (0.85V) | | -21 (0.85V) |
| | VU9P VU11P | | | -2LE ⁽²⁾ (0.85V or 0.72V) | |
| Virtex | VU13P | | -1E (0.85V) | | -11 (0.85V) |
| UltraScale+ | 141045 | | -3E (0.90V) | | |
| | VU31P VU33P | | -2E (0.85V) | | |
| | VU35P VU37P | | | -2LE ⁽²⁾ (0.85V or 0.72V) | |
| | V037F | | -1E (0.85V) | | |

Table 21: Speed Grade and Temperature Grade

E XILINX.

The ordering information shown in Figure 3 applies to all packages in the Kintex UltraScale and Virtex UltraScale FPGAs. Refer to the Package Marking section of <u>UG575</u>, *UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide* for a more detailed explanation of the device markings.



 L1 and -H1 are the ordering codes for the -1L and -1H speed grades, respectively.
See UG575: UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide for more information. DS890_03_050316

Figure 3: Kintex UltraScale and Virtex UltraScale FPGA Ordering Information

Revision History

The following table shows the revision history for this document:

| Date | Version | Description of Revisions |
|------------|---------|--|
| 02/15/2017 | 2.11 | Updated Table 1, Table 9: Converted HBM from Gb to GB. Updated Table 11, Table 13, and Table 15: Updated DSP count for Zynq UltraScale+ MPSoCs. Updated Cache Coherent Interconnect for Accelerators (CCIX). Updated High Bandwidth Memory (HBM). Updated Table 21: Added-2E speed grade to all UltraScale+ devices. Removed -3E from XCZU2 and XCZU3. |
| 11/09/2016 | 2.10 | Updated Table 1. Added HBM devices to Table 9, Table 10, Table 19 and new High Bandwidth Memory (HBM) section. Added Cache Coherent Interconnect for Accelerators (CCIX) section. |
| 09/27/2016 | 2.9 | Updated Table 5, Table 12, Table 13, and Table 14. |
| 06/03/2016 | 2.8 | Added Zynq UltraScale+ MPSoC CG devices: Added Table 2. Updated Table 11, Table 12, Table 21, and Figure 5. Created separate tables for EG and EV devices: Table 13, Table 14, Table 15, and Table 16. |
| | | Updated Table 1, Table 3, Table 5 and notes, Table 6 and notes, Table 7, Table 9, Table 10, Processing System Overview, and Processing System (PS) details. |
| 02/17/2016 | 2.7 | Added Migrating Devices. Updated Table 4, Table 5, Table 6, Table 10, Table 11, Table 12, and Figure 4. |
| 12/15/2015 | 2.6 | Updated Table 1, Table 5, Table 6, Table 9, Table 12, and Configuration. |
| 11/24/2015 | 2.5 | Updated Configuration, Encryption, and System Monitoring, Table 5, Table 9, Table 11, and Table 21. |
| 10/15/2015 | 2.4 | Updated Table 1, Table 3, Table 5, Table 7, Table 9, and Table 11 with System Logic Cells. Updated Figure 3. Updated Table 19. |
| 09/29/2015 | 2.3 | Added A1156 to KU095 in Table 4. Updated Table 5. Updated Max. Distributed RAM in Table 9. Updated Distributed RAM in Table 11. Added Table 19. Updated Table 21. Updated Figure 3. |
| 08/14/2015 | 2.2 | Updated Table 1. Added XCKU025 to Table 3, Table 4, and Table 21. Updated Table 7, Table 9, Table 11, Table 12, Table 18. Updated System Monitor. Added voltage information to Table 21. |
| 04/27/2015 | 2.1 | Updated Table 1, Table 3, Table 4, Table 5, Table 6, Table 7, Table 10, Table 11, Table 12, Table 17, I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken, Integrated Interface Blocks for PCI Express Designs, USB 3.0/2.0, Clock Management, System Monitor, and Figure 3. |
| 02/23/2015 | 2.0 | UltraScale+ device information (Kintex UltraScale+ FPGA, Virtex UltraScale+ FPGA, and Zynq UltraScale+ MPSoC) added throughout document. |
| 12/16/2014 | 1.6 | Updated Table 1; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 3, Table 7; Table 8; and Table 17. |
| 11/17/2014 | 1.5 | Updated I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 1; Table 4; Table 7; Table 8; Table 17; Input/Output; and Figure 3. |
| 09/16/2014 | 1.4 | Updated Logic Cell information in Table 1. Updated Table 3; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 7; Table 8; Integrated Block for 100G Ethernet; and Figure 3. |
| 05/20/2014 | 1.3 | Updated Table 8. |
| 05/13/2014 | 1.2 | Added Ordering Information. Updated Table 1, Clocks and Memory Interfaces, Table 3, Table 7 (removed XCVU145; added XCVU190), Table 8 (removed XCVU145; removed FLVD1924 from XCVU160; added XCVU190; updated Table Notes), Table 17, Integrated Interface Blocks for PCI Express Designs, and Integrated Block for Interlaken, and Memory Interfaces. |

| Date | Version | Description of Revisions |
|------------|---------|---|
| 02/06/2014 | 1.1 | Updated PCIe information in Table 1 and Table 3. Added FFVJ1924 package to Table 8. |
| 12/10/2013 | 1.0 | Initial Xilinx release. |