



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 115800   |
| Number of Logic Elements/Cells | 2026500  |
| Total RAM Bits                 | 130969600  |
| Number of I/O                  | 702  |
| Number of Gates                | -  |
| Voltage - Supply               | 0.922V ~ 0.979V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 2104-BBGA, FCBGA   |
| Supplier Device Package        | 2104-FCBGA (47.5x47.5)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcvu160-2flgb2104i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Migrating Devices**

UltraScale and UltraScale+ families provide footprint compatibility to enable users to migrate designs from one device or family to another. Any two packages with the same footprint identifier code are footprint compatible. For example, Kintex UltraScale devices in the A1156 packages are footprint compatible with Kintex UltraScale+ devices in the A1156 packages. Likewise, Virtex UltraScale devices in the B2104 packages are compatible with Virtex UltraScale+ devices and Kintex UltraScale devices in the B2104 packages. All valid device/package combinations are provided in the Device-Package Combinations and Maximum I/Os tables in this document. Refer to UG583, UltraScale Architecture PCB Design User Guide for more detail on migrating between UltraScale and UltraScale+ devices and packages.



## Kintex UltraScale Device-Package Combinations and Maximum I/Os

Table 4: Kintex UltraScale Device-Package Combinations and Maximum I/Os

| Daalaana               | Package            | KU025          | KU035          | KU040          | KU060          | KU085          | KU095                             | KU115          |
|------------------------|--------------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------|----------------|
| Package (1)(2)(3)      | Dimensions<br>(mm) | HR, HP<br>GTH  | HR, HP<br>GTH, GTY <sup>(4)</sup> | HR, HP<br>GTH  |
| SFVA784 <sup>(5)</sup> | 23x23              |                | 104, 364<br>8  | 104, 364<br>8  |                |                |                                   |                |
| FBVA676 <sup>(5)</sup> | 27x27              |                | 104, 208<br>16 | 104, 208<br>16 |                |                |                                   |                |
| FBVA900 <sup>(5)</sup> | 31x31              |                | 104, 364<br>16 | 104, 364<br>16 |                |                |                                   |                |
| FFVA1156               | 35x35              | 104, 208<br>12 | 104, 416<br>16 | 104, 416<br>20 | 104, 416<br>28 |                | 52, 468<br>20, 8                  |                |
| FFVA1517               | 40x40              |                |                |                | 104, 520<br>32 |                |                                   |                |
| FLVA1517               | 40x40              |                |                |                |                | 104, 520<br>48 |                                   | 104, 520<br>48 |
| FFVC1517               | 40x40              |                |                |                |                |                | 52, 468<br>20, 20                 |                |
| FLVD1517               | 40x40              |                |                |                |                |                |                                   | 104, 234<br>64 |
| FFVB1760               | 42.5x42.5          |                |                |                |                |                | 52, 650<br>32, 16                 |                |
| FLVB1760               | 42.5x42.5          |                |                |                |                | 104, 572<br>44 |                                   | 104, 598<br>52 |
| FLVD1924               | 45x45              |                |                |                |                |                |                                   | 156, 676<br>52 |
| FLVF1924               | 45x45              |                |                |                |                | 104, 520<br>56 |                                   | 104, 624<br>64 |
| FLVA2104               | 47.5x47.5          |                |                |                |                |                |                                   | 156, 676<br>52 |
| FFVB2104               | 47.5x47.5          |                |                |                |                |                | 52, 650<br>32, 32                 |                |
| FLVB2104               | 47.5x47.5          |                |                |                |                |                |                                   | 104, 598<br>64 |

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF/FL packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.
- 4. GTY transceivers in Kintex UltraScale devices support data rates up to 16.3Gb/s.
- 5. GTH transceivers in SF/FB packages support data rates up to 12.5Gb/s.



## Kintex UltraScale+ FPGA Feature Summary

Table 5: Kintex UltraScale+ FPGA Feature Summary

|   | КИЗР    | KU5P    | KU9P    | KU11P   | KU13P   | KU15P     |
|---|---------|---------|---------|---------|---------|-----------|
| System Logic Cells                        | 355,950 | 474,600 | 599,550 | 653,100 | 746,550 | 1,143,450 |
| CLB Flip-Flops                            | 325,440 | 433,920 | 548,160 | 597,120 | 682,560 | 1,045,440 |
| CLB LUTs                                  | 162,720 | 216,960 | 274,080 | 298,560 | 341,280 | 522,720   |
| Max. Distributed RAM (Mb)                 | 4.7     | 6.1     | 8.8     | 9.1     | 11.3    | 9.8       |
| Block RAM Blocks                          | 360     | 480     | 912     | 600     | 744     | 984       |
| Block RAM (Mb)                            | 12.7    | 16.9    | 32.1    | 21.1    | 26.2    | 34.6      |
| UltraRAM Blocks                           | 48      | 64      | 0       | 80      | 112     | 128       |
| UltraRAM (Mb)                             | 13.5    | 18.0    | 0       | 22.5    | 31.5    | 36.0      |
| CMTs (1 MMCM and 2 PLLs)                  | 4       | 4       | 4       | 8       | 4       | 11        |
| Max. HP I/O <sup>(1)</sup>                | 208     | 208     | 208     | 416     | 208     | 572       |
| Max. HD I/O <sup>(2)</sup>                | 96      | 96      | 96      | 96      | 96      | 96        |
| DSP Slices                                | 1,368   | 1,824   | 2,520   | 2,928   | 3,528   | 1,968     |
| System Monitor                            | 1       | 1       | 1       | 1       | 1       | 1         |
| GTH Transceiver 16.3Gb/s                  | 0       | 0       | 28      | 32      | 28      | 44        |
| GTY Transceivers 32.75Gb/s <sup>(3)</sup> | 16      | 16      | 0       | 20      | 0       | 32        |
| Transceiver Fractional PLLs               | 8       | 8       | 14      | 26      | 14      | 38        |
| PCIe Gen3 x16 and Gen4 x8                 | 1       | 1       | 0       | 4       | 0       | 5         |
| 150G Interlaken                           | 0       | 0       | 0       | 1       | 0       | 4         |
| 100G Ethernet w/RS-FEC                    | 0       | 1       | 0       | 2       | 0       | 4         |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTY transceiver line rates are package limited: SFVB784 to 12.5Gb/s; FFVA676, FFVD900, and FFVA1156 to 16.3Gb/s. See Table 6.



# **Virtex UltraScale FPGA Feature Summary**

Table 7: Virtex UltraScale FPGA Feature Summary

|                                | VU065   | VU080   | VU095     | VU125     | VU160     | VU190     | VU440     |
|--------------------------------|---------|---------|-----------|-----------|-----------|-----------|-----------|
| System Logic Cells             | 783,300 | 975,000 | 1,176,000 | 1,566,600 | 2,026,500 | 2,349,900 | 5,540,850 |
| CLB Flip-Flops                 | 716,160 | 891,424 | 1,075,200 | 1,432,320 | 1,852,800 | 2,148,480 | 5,065,920 |
| CLB LUTs                       | 358,080 | 445,712 | 537,600   | 716,160   | 926,400   | 1,074,240 | 2,532,960 |
| Maximum Distributed RAM (Mb)   | 4.8     | 3.9     | 4.8       | 9.7       | 12.7      | 14.5      | 28.7      |
| Block RAM Blocks               | 1,260   | 1,421   | 1,728     | 2,520     | 3,276     | 3,780     | 2,520     |
| Block RAM (Mb)                 | 44.3    | 50.0    | 60.8      | 88.6      | 115.2     | 132.9     | 88.6      |
| CMT (1 MMCM, 2 PLLs)           | 10      | 16      | 16        | 20        | 28        | 30        | 30        |
| I/O DLLs                       | 40      | 64      | 64        | 80        | 120       | 120       | 120       |
| Maximum HP I/Os <sup>(1)</sup> | 468     | 780     | 780       | 780       | 650       | 650       | 1,404     |
| Maximum HR I/Os <sup>(2)</sup> | 52      | 52      | 52        | 104       | 52        | 52        | 52        |
| DSP Slices                     | 600     | 672     | 768       | 1,200     | 1,560     | 1,800     | 2,880     |
| System Monitor                 | 1       | 1       | 1         | 2         | 3         | 3         | 3         |
| PCIe Gen3 x8                   | 2       | 4       | 4         | 4         | 4         | 6         | 6         |
| 150G Interlaken                | 3       | 6       | 6         | 6         | 8         | 9         | 0         |
| 100G Ethernet                  | 3       | 4       | 4         | 6         | 9         | 9         | 3         |
| GTH 16.3Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 48        |
| GTY 30.5Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 0         |
| Transceiver Fractional PLLs    | 10      | 16      | 16        | 20        | 26        | 30        | 0         |

<sup>1.</sup> HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

<sup>2.</sup> HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.



## Virtex UltraScale Device-Package Combinations and Maximum I/Os

Table 8: Virtex UltraScale Device-Package Combinations and Maximum I/Os

|                              | Package            | VU065              | VU080              | VU095              | VU125              | VU160              | VU190              | VU440              |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package <sup>(1)(2)(3)</sup> | Dimensions<br>(mm) | HR, HP<br>GTH, GTY |
| FFVC1517                     | 40x40              | 52, 468<br>20, 20  | 52, 468<br>20, 20  | 52, 468<br>20, 20  |                    |                    |                    |                    |
| FFVD1517                     | 40x40              |                    | 52, 286<br>32, 32  | 52, 286<br>32, 32  |                    |                    |                    |                    |
| FLVD1517                     | 40x40              |                    |                    |                    | 52, 286<br>40, 32  |                    |                    |                    |
| FFVB1760                     | 42.5x42.5          |                    | 52, 650<br>32, 16  | 52, 650<br>32, 16  |                    |                    |                    |                    |
| FLVB1760                     | 42.5x42.5          |                    |                    |                    | 52, 650<br>36, 16  |                    |                    |                    |
| FFVA2104                     | 47.5x47.5          |                    | 52, 780<br>28, 24  | 52, 780<br>28, 24  |                    |                    |                    |                    |
| FLVA2104                     | 47.5x47.5          |                    |                    |                    | 52, 780<br>28, 24  |                    |                    |                    |
| FFVB2104                     | 47.5x47.5          |                    | 52, 650<br>32, 32  | 52, 650<br>32, 32  |                    |                    |                    |                    |
| FLVB2104                     | 47.5x47.5          |                    |                    |                    | 52, 650<br>40, 36  |                    |                    |                    |
| FLGB2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 650<br>40, 36  | 52, 650<br>40, 36  |                    |
| FFVC2104                     | 47.5x47.5          |                    |                    | 52, 364<br>32, 32  |                    |                    |                    |                    |
| FLVC2104                     | 47.5x47.5          |                    |                    |                    | 52, 364<br>40, 40  |                    |                    |                    |
| FLGC2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 364<br>52, 52  | 52, 364<br>52, 52  |                    |
| FLGB2377                     | 50x50              |                    |                    |                    |                    |                    |                    | 52, 1248<br>36, 0  |
| FLGA2577                     | 52.5x52.5          |                    |                    |                    |                    |                    | 0, 448<br>60, 60   |                    |
| FLGA2892                     | 55x55              |                    |                    |                    |                    |                    |                    | 52, 1404<br>48, 0  |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.



## Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

Table 10: Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

| Package<br>(1)(2)(3)    | Package                  | VU3P    | VU5P    | VU7P    | VU9P     | VU11P   | VU13P    | VU31P   | VU33P   | VU35P   | VU37P   |
|-------------------------|--------------------------|---------|---------|---------|----------|---------|----------|---------|---------|---------|---------|
| (1)(2)(3)               | Dimensions (mm)          | HP, GTY | HP, GTY | HP, GTY | HP, GTY  | HP, GTY | HP, GTY  | HP, GTY | HP, GTY | HP, GTY | HP, GTY |
| FFVC1517                | 40x40                    | 520, 40 |         |         |          |         |          |         |         |         |         |
| FLGF1924 <sup>(4)</sup> | 45x45                    |         |         |         |          | 624, 64 |          |         |         |         |         |
| FLVA2104                | 47.5x47.5                |         | 832, 52 | 832, 52 |          |         |          |         |         |         |         |
| FLGA2104                | 47.5x47.5                |         |         |         | 832, 52  |         |          |         |         |         |         |
| FHGA2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 832, 52  |         |         |         |         |
| FLVB2104                | 47.5x47.5                |         | 702, 76 | 702, 76 |          |         |          |         |         |         |         |
| FLGB2104                | 47.5x47.5                |         |         |         | 702, 76  | 572, 76 |          |         |         |         |         |
| FHGB2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 702, 76  |         |         |         |         |
| FLVC2104                | 47.5x47.5                |         | 416, 80 | 416, 80 |          |         |          |         |         |         |         |
| FLGC2104                | 47.5x47.5                |         |         |         | 416, 104 | 416, 96 |          |         |         |         |         |
| FHGC2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 416, 104 |         |         |         |         |
| FSGD2104                | 47.5x47.5                |         |         |         | 676, 76  | 572, 76 |          |         |         |         |         |
| FIGD2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 676, 76  |         |         |         |         |
| FLGA2577                | 52.5x52.5                |         |         |         | 448, 120 | 448, 96 | 448, 128 |         |         |         |         |
| FSVH1924                | 45x45                    |         |         |         |          |         |          | 208, 32 |         |         |         |
| FSVH2104                | 47.5x47.5                |         |         |         |          |         |          |         | 208, 32 | 416, 64 |         |
| FSVH2892                | 55x55                    |         |         |         |          |         |          |         |         | 416, 64 | 624, 96 |

- 1. Go to Ordering Information for package designation details.
- 2. All packages have 1.0mm ball pitch.
- 3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the UltraScale Architecture Product Selection Guide for details on inter-family migration.
- 4. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s.
- 5. These 52.5x52.5mm overhang packages have the same PCB ball footprint as the corresponding 47.5x47.5mm packages (i.e., the same last letter and number sequence) and are footprint compatible.



# **Zynq UltraScale+: CG Device Feature Summary**

Table 11: Zynq UltraScale+: CG Device Feature Summary

|   | ZU2CG        | ZU3CG   | ZU4CG                      | ZU5CG                            | ZU6CG                        | ZU7CG            | ZU9CG          |  |  |  |  |  |
|---|--------------|---|----------------------------|----------------------------------|------------------------------|------------------|----------------|--|--|--|--|--|
| Application Processing Unit             | Dual-core AR | RM Cortex-A53   | MPCore with C<br>32KB/32KE | oreSight; NEOI<br>3 L1 Cache, 1M | N & Single/Dou<br>B L2 Cache | uble Precision F | loating Point; |  |  |  |  |  |
| Real-Time Processing Unit               | Dua          | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM |                            |                                  |                              |                  |                |  |  |  |  |  |
| Embedded and External<br>Memory         | 256K         | 256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3; External Quad-SPI; NAND; eMMC       |                            |                                  |                              |                  |                |  |  |  |  |  |
| General Connectivity                    | 214 PS I/O;  | UART; CAN; U  | SB 2.0; I2C; S             | PI; 32b GPIO;<br>Timer Counters  | Real Time Cloc               | ck; WatchDog T   | imers; Triple  |  |  |  |  |  |
| High-Speed Connectivity                 | 4            | PS-GTR; PCI   | Gen1/2; Seria              | al ATA 3.1; Disp                 | olayPort 1.2a;               | USB 3.0; SGMI    | 1              |  |  |  |  |  |
| System Logic Cells                      | 103,320      | 154,350   | 192,150                    | 256,200                          | 469,446                      | 504,000          | 599,550        |  |  |  |  |  |
| CLB Flip-Flops                          | 94,464       | 141,120   | 175,680                    | 234,240                          | 429,208                      | 460,800          | 548,160        |  |  |  |  |  |
| CLB LUTs                                | 47,232       | 70,560  | 87,840                     | 117,120                          | 214,604                      | 230,400          | 274,080        |  |  |  |  |  |
| Distributed RAM (Mb)                    | 1.2          | 1.8   | 2.6                        | 3.5                              | 6.9                          | 6.2              | 8.8            |  |  |  |  |  |
| Block RAM Blocks                        | 150          | 216   | 128                        | 144                              | 714                          | 312              | 912            |  |  |  |  |  |
| Block RAM (Mb)                          | 5.3          | 7.6   | 4.5                        | 5.1                              | 25.1                         | 11.0             | 32.1           |  |  |  |  |  |
| UltraRAM Blocks                         | 0            | 0   | 48                         | 64                               | 0                            | 96               | 0              |  |  |  |  |  |
| UltraRAM (Mb)                           | 0            | 0   | 14.0                       | 18.0                             | 0                            | 27.0             | 0              |  |  |  |  |  |
| DSP Slices                              | 240          | 360   | 728                        | 1,248                            | 1,973                        | 1,728            | 2,520          |  |  |  |  |  |
| CMTs                                    | 3            | 3   | 4                          | 4                                | 4                            | 8                | 4              |  |  |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156          | 156   | 156                        | 156                              | 208                          | 416              | 208            |  |  |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96           | 96  | 96                         | 96                               | 120                          | 48               | 120            |  |  |  |  |  |
| System Monitor                          | 2            | 2   | 2                          | 2                                | 2                            | 2                | 2              |  |  |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0            | 0   | 16                         | 16                               | 24                           | 24               | 24             |  |  |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0            | 0   | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |  |  |
| Transceiver Fractional PLLs             | 0            | 0   | 8                          | 8                                | 12                           | 12               | 12             |  |  |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 0            | 0   | 2                          | 2                                | 0                            | 2                | 0              |  |  |  |  |  |
| 150G Interlaken                         | 0            | 0   | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0            | 0   | 0                          | 0                                | 0                            | 0                | 0              |  |  |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 12.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 13: Zynq UltraScale+: EG Device Feature Summary

|   | ZU2EG   | ZU3EG   | ZU4EG        | ZU5EG         | ZU6EG         | ZU7EG          | ZU9EG          | ZU11EG        | ZU15EG         | ZU17EG     | ZU19EG    |  |
|---|---------|---|--------------|---------------|---------------|----------------|----------------|---------------|----------------|------------|-----------|--|
| Application Processing Unit             | Quad-co | Quad-core ARM Cortex-A53 MPCore with CoreSight; NEON & Single/Double Precision Floating Point; 32KB/32KB L1 Cache, 1MB L2 Cache |              |               |               |                |                |               |                |            |           |  |
| Real-Time Processing Unit               |         | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM                     |              |               |               |                |                |               |                |            |           |  |
| Embedded and External<br>Memory         |         | 256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3;<br>External Quad-SPI; NAND; eMMC                        |              |               |               |                |                |               |                |            |           |  |
| General Connectivity                    |         | 214 PS I/0  | D; UART; CAN | ; USB 2.0; 12 | C; SPI; 32b ( | GPIO; Real Tir | me Clock; Wa   | tchDog Timer  | s; Triple Time | r Counters |           |  |
| High-Speed Connectivity                 |         |   | 4 PS         | S-GTR; PCIe C | Gen1/2; Seria | I ATA 3.1; Dis | splayPort 1.2a | ; USB 3.0; S0 | GMII           |            |           |  |
| Graphic Processing Unit                 |         |   |              |               | ARM Mali-4    | 100 MP2; 64K   | B L2 Cache     |               |                |            |           |  |
| System Logic Cells                      | 103,320 | 154,350   | 192,150      | 256,200       | 469,446       | 504,000        | 599,550        | 653,100       | 746,550        | 926,194    | 1,143,450 |  |
| CLB Flip-Flops                          | 94,464  | 141,120   | 175,680      | 234,240       | 429,208       | 460,800        | 548,160        | 597,120       | 682,560        | 846,806    | 1,045,440 |  |
| CLB LUTs                                | 47,232  | 70,560  | 87,840       | 117,120       | 214,604       | 230,400        | 274,080        | 298,560       | 341,280        | 423,403    | 522,720   |  |
| Distributed RAM (Mb)                    | 1.2     | 1.8   | 2.6          | 3.5           | 6.9           | 6.2            | 8.8            | 9.1           | 11.3           | 8.0        | 9.8       |  |
| Block RAM Blocks                        | 150     | 216   | 128          | 144           | 714           | 312            | 912            | 600           | 744            | 796        | 984       |  |
| Block RAM (Mb)                          | 5.3     | 7.6   | 4.5          | 5.1           | 25.1          | 11.0           | 32.1           | 21.1          | 26.2           | 28.0       | 34.6      |  |
| UltraRAM Blocks                         | 0       | 0   | 48           | 64            | 0             | 96             | 0              | 80            | 112            | 102        | 128       |  |
| UltraRAM (Mb)                           | 0       | 0   | 14.0         | 18.0          | 0             | 27.0           | 0              | 22.5          | 31.5           | 28.7       | 36.0      |  |
| DSP Slices                              | 240     | 360   | 728          | 1,248         | 1,973         | 1,728          | 2,520          | 2,928         | 3,528          | 1,590      | 1,968     |  |
| CMTs                                    | 3       | 3   | 4            | 4             | 4             | 8              | 4              | 8             | 4              | 11         | 11        |  |
| Max. HP I/O <sup>(1)</sup>              | 156     | 156   | 156          | 156           | 208           | 416            | 208            | 416           | 208            | 572        | 572       |  |
| Max. HD I/O <sup>(2)</sup>              | 96      | 96  | 96           | 96            | 120           | 48             | 120            | 96            | 120            | 96         | 96        |  |
| System Monitor                          | 2       | 2   | 2            | 2             | 2             | 2              | 2              | 2             | 2              | 2          | 2         |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0       | 0   | 16           | 16            | 24            | 24             | 24             | 32            | 24             | 44         | 44        |  |
| GTY Transceivers 32.75Gb/s              | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 16            | 0              | 28         | 28        |  |
| Transceiver Fractional PLLs             | 0       | 0   | 8            | 8             | 12            | 12             | 12             | 24            | 12             | 36         | 36        |  |
| PCIe Gen3 x16 and Gen4 x8               | 0       | 0   | 2            | 2             | 0             | 2              | 0              | 4             | 0              | 4          | 5         |  |
| 150G Interlaken                         | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 1             | 0              | 2          | 4         |  |
| 100G Ethernet w/ RS-FEC                 | 0       | 0   | 0            | 0             | 0             | 0              | 0              | 2             | 0              | 2          | 4         |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 14.



# **Zynq UltraScale+: EG Device Feature Summary**

Table 15: Zynq UltraScale+: EV Device Feature Summary

|   | ZU4EV   | ZU5EV  | ZU7EV                                   |  |  |  |  |  |  |
|---|---|--|---|--|--|--|--|--|--|
| Application Processing Unit             | Quad-core ARM Cortex-A53 MPC  | ore with CoreSight; NEON & Single<br>32KB/32KB L1 Cache, 1MB L2 Cach | e/Double Precision Floating Point;<br>e |  |  |  |  |  |  |
| Real-Time Processing Unit               | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM |  |   |  |  |  |  |  |  |
| Embedded and External<br>Memory         | 256KB On-Chip Memory  | w/ECC; External DDR4; DDR3; DE<br>External Quad-SPI; NAND; eMMC      | DR3L; LPDDR4; LPDDR3;                   |  |  |  |  |  |  |
| General Connectivity                    | 214 PS I/O; UART; CAN; USB 2  | .0; I2C; SPI; 32b GPIO; Real Time<br>Timer Counters                  | Clock; WatchDog Timers; Triple          |  |  |  |  |  |  |
| High-Speed Connectivity                 | 4 PS-GTR; PCIe Ger  | n1/2; Serial ATA 3.1; DisplayPort 1                                  | .2a; USB 3.0; SGMII                     |  |  |  |  |  |  |
| Graphic Processing Unit                 |   | ARM Mali-400 MP2; 64KB L2 Cache                                      | 9                                       |  |  |  |  |  |  |
| Video Codec                             | 1   | 1  | 1                                       |  |  |  |  |  |  |
| System Logic Cells                      | 192,150   | 256,200  | 504,000                                 |  |  |  |  |  |  |
| CLB Flip-Flops                          | 175,680   | 234,240  | 460,800                                 |  |  |  |  |  |  |
| CLB LUTs                                | 87,840  | 117,120  | 230,400                                 |  |  |  |  |  |  |
| Distributed RAM (Mb)                    | 2.6   | 3.5  | 6.2                                     |  |  |  |  |  |  |
| Block RAM Blocks                        | 128   | 144  | 312                                     |  |  |  |  |  |  |
| Block RAM (Mb)                          | 4.5   | 5.1  | 11.0                                    |  |  |  |  |  |  |
| UltraRAM Blocks                         | 48  | 64   | 96                                      |  |  |  |  |  |  |
| UltraRAM (Mb)                           | 14.0  | 18.0   | 27.0                                    |  |  |  |  |  |  |
| DSP Slices                              | 728   | 1,248  | 1,728                                   |  |  |  |  |  |  |
| CMTs                                    | 4   | 4  | 8                                       |  |  |  |  |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156   | 156  | 416                                     |  |  |  |  |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96  | 96   | 48                                      |  |  |  |  |  |  |
| System Monitor                          | 2   | 2  | 2                                       |  |  |  |  |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 16  | 16   | 24                                      |  |  |  |  |  |  |
| GTY Transceivers 32.75Gb/s              | 0   | 0  | 0                                       |  |  |  |  |  |  |
| Transceiver Fractional PLLs             | 8   | 8  | 12                                      |  |  |  |  |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 2   | 2  | 2                                       |  |  |  |  |  |  |
| 150G Interlaken                         | 0   | 0  | 0                                       |  |  |  |  |  |  |
| 100G Ethernet w/ RS-FEC                 | 0   | 0  | 0                                       |  |  |  |  |  |  |

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- 2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
- 3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 16.



## **Graphics Processing Unit (GPU)**

The dedicated ARM Mali-400 MP2 GPU in the PS supports 2D and 3D graphics acceleration up to 1080p resolution. The Mali-400 supports OpenGL ES 1.1 and 2.0 for 3D graphics and Open VG 1.1 standards for 2D vector graphics. It has a geometry processor (GP) and 2 pixel processors to perform tile rendering operations in parallel. It has dedicated Memory management units for GP and pixel processors, which supports 4 KB page size. The GPU also has 64KB level-2 (L2) read-only cache. It supports 4X and 16X Full scene Anti-Aliasing (FSAA). It is fully autonomous, enabling maximum parallelization between APU and GPU. It has built-in hardware texture decompression, allowing the texture to remain compressed (in ETC format) in graphics hardware and decompress the required samples on the fly. It also supports efficient alpha blending of multiple layers in hardware without additional bandwidth consumption. It has a pixel fill rate of 2Mpixel/sec/MHz and a triangle rate of 0.1Mvertex/sec/MHz. The GPU supports extensive texture format for RGBA 8888, 565, and 1556 in Mono 8, 16, and YUV formats. For power sensitive applications, the GPU supports clock and power gating for each GP, pixel processors, and L2 cache. During power gating, GPU does not consume any static or dynamic power; during clock gating, it only consumes static power.

### Video Codec Unit (VCU)

The video codec unit (VCU) provides multi-standard video encoding and decoding capabilities, including: High Efficiency Video Coding (HEVC), i.e., H.265; and Advanced Video Coding (AVC), i.e., H.264 standards. The VCU is capable of simultaneous encode and decode at rates up to 4Kx2K at 60 frames per second (fps) (approx. 600Mpixel/sec) or 8Kx4K at a reduced frame rate (~15fps).

## Input/Output

All UltraScale devices, whether FPGA or MPSoC, have I/O pins for communicating to external components. In addition, in the MPSoC's PS, there are another 78 I/Os that the I/O peripherals use to communicate to external components, referred to as multiplexed I/O (MIO). If more than 78 pins are required by the I/O peripherals, the I/O pins in the PL can be used to extend the MPSoC interfacing capability, referred to as extended MIO (EMIO).

The number of I/O pins in UltraScale FPGAs and in the programmable logic of UltraScale+ MPSoCs varies depending on device and package. Each I/O is configurable and can comply with a large number of I/O standards. The I/Os are classed as high-range (HR), high-performance (HP), or high-density (HD). The HR I/Os offer the widest range of voltage support, from 1.2V to 3.3V. The HP I/Os are optimized for highest performance operation, from 1.0V to 1.8V. The HD I/Os are reduced-feature I/Os organized in banks of 24, providing voltage support from 1.2V to 3.3V.

All I/O pins are organized in banks, with 52 HP or HR pins per bank or 24 HD pins per bank. Each bank has one common  $V_{CCO}$  output buffer power supply, which also powers certain input buffers. In addition, HR banks can be split into two half-banks, each with their own  $V_{CCO}$  supply. Some single-ended input buffers require an internally generated or an externally applied reference voltage ( $V_{REF}$ ).  $V_{REF}$  pins can be driven directly from the PCB or internally generated using the internal  $V_{REF}$  generator circuitry present in each bank.



## I/O Electrical Characteristics

Single-ended outputs use a conventional CMOS push/pull output structure driving High towards  $V_{CCO}$  or Low towards ground, and can be put into a high-Z state. The system designer can specify the slew rate and the output strength. The input is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up or a weak pull-down resistor.

Most signal pin pairs can be configured as differential input pairs or output pairs. Differential input pin pairs can optionally be terminated with a  $100\Omega$  internal resistor. All UltraScale devices support differential standards beyond LVDS, including RSDS, BLVDS, differential SSTL, and differential HSTL. Each of the I/Os supports memory I/O standards, such as single-ended and differential HSTL as well as single-ended and differential SSTL. UltraScale+ families add support for MIPI with a dedicated D-PHY in the I/O bank.

### 3-State Digitally Controlled Impedance and Low Power I/O Features

The 3-state Digitally Controlled Impedance (T\_DCI) can control the output drive impedance (series termination) or can provide parallel termination of an input signal to  $V_{CCO}$  or split (Thevenin) termination to  $V_{CCO}/2$ . This allows users to eliminate off-chip termination for signals using T\_DCI. In addition to board space savings, the termination automatically turns off when in output mode or when 3-stated, saving considerable power compared to off-chip termination. The I/Os also have low power modes for IBUF and IDELAY to provide further power savings, especially when used to implement memory interfaces.

## I/O Logic

### Input and Output Delay

All inputs and outputs can be configured as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input or output can be individually delayed by up to 1,250ps of delay with a resolution of 5–15ps. Such delays are implemented as IDELAY and ODELAY. The number of delay steps can be set by configuration and can also be incremented or decremented while in use. The IDELAY and ODELAY can be cascaded together to double the amount of delay in a single direction.

### **ISERDES** and **OSERDES**

Many applications combine high-speed, bit-serial I/O with slower parallel operation inside the device. This requires a serializer and deserializer (SerDes) inside the I/O logic. Each I/O pin possesses an IOSERDES (ISERDES and OSERDES) capable of performing serial-to-parallel or parallel-to-serial conversions with programmable widths of 2, 4, or 8 bits. These I/O logic features enable high-performance interfaces, such as Gigabit Ethernet/1000BaseX/SGMII, to be moved from the transceivers to the SelectIO interface.



# **Integrated Interface Blocks for PCI Express Designs**

The UltraScale architecture includes integrated blocks for PCIe technology that can be configured as an Endpoint or Root Port. UltraScale devices are compliant to the PCI Express Base Specification Revision 3.0. UltraScale+ devices are compliant to the PCI Express Base Specification Revision 3.1 for Gen3 and lower data rates, and compatible with the PCI Express Base Specification Revision 4.0 (rev 0.5) for Gen4 data rates.

The Root Port can be used to build the basis for a compatible Root Complex, to allow custom chip-to-chip communication via the PCI Express protocol, and to attach ASSP Endpoint devices, such as Ethernet Controllers or Fibre Channel HBAs, to the FPGA or MPSoC.

This block is highly configurable to system design requirements and can operate up to the maximum lane widths and data rates listed in Table 18.

Table 18: PCIe Maximum Configurations

|                              | Kintex<br>UltraScale | Kintex<br>UltraScale+ | Virtex<br>UltraScale | Virtex<br>UltraScale+ | Zynq<br>UltraScale+ |
|------------------------------|----------------------|-----------------------|----------------------|-----------------------|---------------------|
| Gen1 (2.5Gb/s)               | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen2 (5Gb/s)                 | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen3 (8Gb/s)                 | x8                   | x16                   | x8                   | x16                   | x16                 |
| Gen4 (16Gb/s) <sup>(1)</sup> |                      | x8                    |                      | x8                    | x8                  |

#### Notes:

For high-performance applications, advanced buffering techniques of the block offer a flexible maximum payload size of up to 1,024 bytes. The integrated block interfaces to the integrated high-speed transceivers for serial connectivity and to block RAMs for data buffering. Combined, these elements implement the Physical Layer, Data Link Layer, and Transaction Layer of the PCI Express protocol.

Xilinx provides a light-weight, configurable, easy-to-use LogiCORE™ IP wrapper that ties the various building blocks (the integrated block for PCIe, the transceivers, block RAM, and clocking resources) into an Endpoint or Root Port solution. The system designer has control over many configurable parameters: link width and speed, maximum payload size, FPGA or MPSoC logic interface speeds, reference clock frequency, and base address register decoding and filtering.

<sup>1.</sup> Transceivers in Kintex UltraScale and Virtex UltraScale devices are capable of operating at Gen4 data rates.



# Stacked Silicon Interconnect (SSI) Technology

Many challenges associated with creating high-capacity devices are addressed by Xilinx with the second generation of the pioneering 3D SSI technology. SSI technology enables multiple super-logic regions (SLRs) to be combined on a passive interposer layer, using proven manufacturing and assembly techniques from industry leaders, to create a single device with more than 20,000 low-power inter-SLR connections. Dedicated interface tiles within the SLRs provide ultra-high bandwidth, low latency connectivity to other SLRs. Table 19 shows the number of SLRs in devices that use SSI technology and their dimensions.

|                         |       | tex<br>Scale |       |       | tex<br>Scale |       |      |      |      | Ult   | Virtex<br>raScal |       |       |       |       |
|-------------------------|-------|--------------|-------|-------|--------------|-------|------|------|------|-------|------------------|-------|-------|-------|-------|
| Device                  | KU085 | KU115        | VU125 | VU160 | VU190        | VU440 | VU5P | VU7P | VU9P | VU11P | VU13P            | VU31P | VU33P | VU35P | VU37P |
| # SLRs                  | 2     | 2            | 2     | 3     | 3            | 3     | 2    | 2    | 3    | 3     | 4                | 1     | 1     | 2     | 3     |
| SLR Width (in regions)  | 6     | 6            | 6     | 6     | 6            | 9     | 6    | 6    | 6    | 8     | 8                | 8     | 8     | 8     | 8     |
| SLR Height (in regions) | 5     | 5            | 5     | 5     | 5            | 5     | 5    | 5    | 5    | 4     | 4                | 4     | 4     | 4     | 4     |

Table 19: UltraScale and UltraScale + 3D IC SLR Count and Dimensions

## **Clock Management**

The clock generation and distribution components in UltraScale devices are located adjacent to the columns that contain the memory interface and input and output circuitry. This tight coupling of clocking and I/O provides low-latency clocking to the I/O for memory interfaces and other I/O protocols. Within every clock management tile (CMT) resides one mixed-mode clock manager (MMCM), two PLLs, clock distribution buffers and routing, and dedicated circuitry for implementing external memory interfaces.

## Mixed-Mode Clock Manager

The mixed-mode clock manager (MMCM) can serve as a frequency synthesizer for a wide range of frequencies and as a jitter filter for incoming clocks. At the center of the MMCM is a voltage-controlled oscillator (VCO), which speeds up and slows down depending on the input voltage it receives from the phase frequency detector (PFD).

There are three sets of programmable frequency dividers (D, M, and O) that are programmable by configuration and during normal operation via the Dynamic Reconfiguration Port (DRP). The pre-divider D reduces the input frequency and feeds one input of the phase/frequency comparator. The feedback divider M acts as a multiplier because it divides the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the VCO within its specified frequency range. The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each phase can be selected to drive one of the output dividers, and each divider is programmable by configuration to divide by any integer from 1 to 128.

The MMCM has three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-Bandwidth mode has the best jitter attenuation. High-Bandwidth mode has the best phase offset. Optimized mode allows the tools to find the best setting.



The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.

### **PLL**

With fewer features than the MMCM, the two PLLs in a clock management tile are primarily present to provide the necessary clocks to the dedicated memory interface circuitry. The circuit at the center of the PLLs is similar to the MMCM, with PFD feeding a VCO and programmable M, D, and O counters. There are two divided outputs to the device fabric per PLL as well as one clock plus one enable signal to the memory interface circuitry.

UltraScale+ MPSoCs are equipped with five additional PLLs in the PS for independently configuring the four primary clock domains with the PS: the APU, the RPU, the DDR controller, and the I/O peripherals.

## **Clock Distribution**

Clocks are distributed throughout UltraScale devices via buffers that drive a number of vertical and horizontal tracks. There are 24 horizontal clock routes per clock region and 24 vertical clock routes per clock region with 24 additional vertical clock routes adjacent to the MMCM and PLL. Within a clock region, clock signals are routed to the device logic (CLBs, etc.) via 16 gateable leaf clocks.

Several types of clock buffers are available. The BUFGCE and BUFCE\_LEAF buffers provide clock gating at the global and leaf levels, respectively. BUFGCTRL provides glitchless clock muxing and gating capability. BUFGCE\_DIV has clock gating capability and can divide a clock by 1 to 8. BUFG\_GT performs clock division from 1 to 8 for the transceiver clocks. In MPSoCs, clocks can be transferred from the PS to the PL using dedicated buffers.

# **Memory Interfaces**

Memory interface data rates continue to increase, driving the need for dedicated circuitry that enables high performance, reliable interfacing to current and next-generation memory technologies. Every UltraScale device includes dedicated physical interfaces (PHY) blocks located between the CMT and I/O columns that support implementation of high-performance PHY blocks to external memories such as DDR4, DDR3, QDRII+, and RLDRAM3. The PHY blocks in each I/O bank generate the address/control and data bus signaling protocols as well as the precision clock/data alignment required to reliably communicate with a variety of high-performance memory standards. Multiple I/O banks can be used to create wider memory interfaces.

As well as external parallel memory interfaces, UltraScale FPGAs and MPSoCs can communicate to external serial memories, such as Hybrid Memory Cube (HMC), via the high-speed serial transceivers. All transceivers in the UltraScale architecture support the HMC protocol, up to 15Gb/s line rates. UltraScale devices support the highest bandwidth HMC configuration of 64 lanes with a single FPGA.



### Interconnect

Various length vertical and horizontal routing resources in the UltraScale architecture that span 1, 2, 4, 5, 12, or 16 CLBs ensure that all signals can be transported from source to destination with ease, providing support for the next generation of wide data buses to be routed across even the highest capacity devices while simultaneously improving quality of results and software run time.

# **Digital Signal Processing**

DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All UltraScale devices have many dedicated, low-power DSP slices, combining high speed with small size while retaining system design flexibility.

Each DSP slice fundamentally consists of a dedicated 27 × 18 bit twos complement multiplier and a 48-bit accumulator. The multiplier can be dynamically bypassed, and two 48-bit inputs can feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit add/subtract/accumulate), or a logic unit that can generate any one of ten different logic functions of the two operands.

The DSP includes an additional pre-adder, typically used in symmetrical filters. This pre-adder improves performance in densely packed designs and reduces the DSP slice count by up to 50%. The 96-bit-wide XOR function, programmable to 12, 24, 48, or 96-bit widths, enables performance improvements when implementing forward error correction and cyclic redundancy checking algorithms.

The DSP also includes a 48-bit-wide pattern detector that can be used for convergent or symmetric rounding. The pattern detector is also capable of implementing 96-bit-wide logic functions when used in conjunction with the logic unit.

The DSP slice provides extensive pipelining and extension capabilities that enhance the speed and efficiency of many applications beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down counter.

## **System Monitor**

The System Monitor blocks in the UltraScale architecture are used to enhance the overall safety, security, and reliability of the system by monitoring the physical environment via on-chip power supply and temperature sensors and external channels to the ADC.

All UltraScale architecture-based devices contain at least one System Monitor. The System Monitor in UltraScale+ FPGAs and the PL of Zynq UltraScale+ MPSoCs is similar to the Kintex UltraScale and Virtex UltraScale devices but with additional features including a PMBus interface.



Zynq UltraScale+ MPSoCs contain an additional System Monitor block in the PS. See Table 20.

Table 20: Key System Monitor Features

|            | Kintex UltraScale<br>Virtex UltraScale | Kintex UltraScale+<br>Virtex UltraScale+<br>Zynq UltraScale+ MPSoC PL | Zynq UltraScale+ MPSoC PS |
|------------|--|---|---------------------------|
| ADC        | 10-bit 200kSPS                         | 10-bit 200kSPS  | 10-bit 1MSPS              |
| Interfaces | JTAG, I2C, DRP                         | JTAG, I2C, DRP, PMBus   | APB                       |

In FPGAs and the MPSoC PL, sensor outputs and up to 17 user-allocated external analog inputs are digitized using a 10-bit 200 kilo-sample-per-second (kSPS) ADC, and the measurements are stored in registers that can be accessed via internal FPGA (DRP), JTAG, PMBus, or I2C interfaces. The I2C interface and PMBus allow the on-chip monitoring to be easily accessed by the System Manager/Host before and after device configuration.

The System Monitor in the MPSoC PS uses a 10-bit, 1 mega-sample-per-second (MSPS) ADC to digitize the sensor outputs. The measurements are stored in registers and are accessed via the Advanced Peripheral Bus (APB) interface by the processors and the platform management unit (PMU) in the PS.

## **Configuration**

The UltraScale architecture-based devices store their customized configuration in SRAM-type internal latches. The configuration storage is volatile and must be reloaded whenever the device is powered up. This storage can also be reloaded at any time. Several methods and data formats for loading configuration are available, determined by the mode pins, with more dedicated configuration datapath pins to simplify the configuration process.

UltraScale architecture-based devices support secure and non-secure boot with optional Advanced Encryption Standard - Galois/Counter Mode (AES-GCM) decryption and authentication logic. If only authentication is required, the UltraScale architecture provides an alternative form of authentication in the form of RSA algorithms. For RSA authentication support in the Kintex UltraScale and Virtex UltraScale families, go to UG570, UltraScale Architecture Configuration User Guide.

UltraScale architecture-based devices also have the ability to select between multiple configurations, and support robust field-update methodologies. This is especially useful for updates to a design after the end product has been shipped. Designers can release their product with an early version of the design, thus getting their product to market faster. This feature allows designers to keep their customers current with the most up-to-date design while the product is already deployed in the field.

### **Booting MPSoCs**

Zynq UltraScale+ MPSoCs use a multi-stage boot process that supports both a non-secure and a secure boot. The PS is the master of the boot and configuration process. For a secure boot, the AES-GCM, SHA-3/384 decryption/authentication, and 4096-bit RSA blocks decrypt and authenticate the image.

Upon reset, the device mode pins are read to determine the primary boot device to be used: NAND, Quad-SPI, SD, eMMC, or JTAG. JTAG can only be used as a non-secure boot source and is intended for debugging purposes. One of the CPUs, Cortex-A53 or Cortex-R5, executes code out of on-chip ROM and copies the first stage boot loader (FSBL) from the boot device to the on-chip memory (OCM).



After copying the FSBL to OCM, the processor executes the FSBL. Xilinx supplies example FSBLs or users can create their own. The FSBL initiates the boot of the PS and can load and configure the PL, or configuration of the PL can be deferred to a later stage. The FSBL typically loads either a user application or an optional second stage boot loader (SSBL) such as U-Boot. Users obtain example SSBL from Xilinx or a third party, or they can create their own SSBL. The SSBL continues the boot process by loading code from any of the primary boot devices or from other sources such as USB, Ethernet, etc. If the FSBL did not configure the PL, the SSBL can do so, or again, the configuration can be deferred to a later stage.

The static memory interface controller (NAND, eMMC, or Quad-SPI) is configured using default settings. To improve device configuration speed, these settings can be modified by information provided in the boot image header. The ROM boot image is not user readable or executable after boot.

### **Configuring FPGAs**

The SPI (serial NOR) interface (x1, x2, x4, and dual x4 modes) and the BPI (parallel NOR) interface (x8 and x16 modes) are two common methods used for configuring the FPGA. Users can directly connect an SPI or BPI flash to the FPGA, and the FPGA's internal configuration logic reads the bitstream out of the flash and configures itself, eliminating the need for an external controller. The FPGA automatically detects the bus width on the fly, eliminating the need for any external controls or switches. Bus widths supported are x1, x2, x4, and dual x4 for SPI, and x8 and x16 for BPI. The larger bus widths increase configuration speed and reduce the amount of time it takes for the FPGA to start up after power-on.

In master mode, the FPGA can drive the configuration clock from an internally generated clock, or for higher speed configuration, the FPGA can use an external configuration clock source. This allows high-speed configuration with the ease of use characteristic of master mode. Slave modes up to 32 bits wide that are especially useful for processor-driven configuration are also supported by the FPGA. In addition, the new media configuration access port (MCAP) provides a direct connection between the integrated block for PCIe and the configuration logic to simplify configuration over PCIe.

SEU detection and mitigation (SEM) IP, RSA authentication, post-configuration CRC, and Security Monitor (SecMon) IP are not supported in the KU025 FPGA.

# **Packaging**

The UltraScale devices are available in a variety of organic flip-chip and lidless flip-chip packages supporting different quantities of I/Os and transceivers. Maximum supported performance can depend on the style of package and its material. Always refer to the specific device data sheet for performance specifications by package type.

In flip-chip packages, the silicon device is attached to the package substrate using a high-performance flip-chip process. Decoupling capacitors are mounted on the package substrate to optimize signal integrity under simultaneous switching of outputs (SSO) conditions.



Table 21: Speed Grade and Temperature Grade (Cont'd)

| Device<br>Family    | Devices          | Speed Grade and Temperature Grade |                 |   |                                      |
|---------------------|------------------|-----------------------------------|-----------------|---|--------------------------------------|
|                     |                  | Commercial<br>(C)                 | Extended<br>(E) |   | Industrial<br>(I)                    |
|                     |                  | 0°C to +85°C                      | 0°C to +100°C   | 0°C to +110°C                           | -40°C to +100°C                      |
| Zynq<br>UltraScale+ | CG<br>Devices    |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU2EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU3EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU4EG            |                                   | -3E (0.90V)     |   |                                      |
|                     | ZU5EG<br>ZU6EG   |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     | ZU7EG            |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     | ZU9EG            |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     | ZU11EG<br>ZU15EG |                                   |                 |   |                                      |
|                     | ZU17EG           |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |
|                     | ZU19EG           |                                   |                 |   |                                      |
|                     | EV<br>Devices    |                                   | -3E (0.90V)     |   |                                      |
|                     |                  |                                   | -2E (0.85V)     |   | -2I (0.85V)                          |
|                     |                  |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |
|                     |                  |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |
|                     |                  |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |

- 1. KU025 and KU095 are not available in -3E or -1LI speed/temperature grades.
- 2. In -2LE speed/temperature grade, devices can operate for a limited time with junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal at 0.85V or low voltage at 0.72V). Operation at 110°C Tj is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of device lifetime.
- 3. In Zynq UltraScale+ MPSoCs, when operating the PL at low voltage (0.72V), the PS operates at nominal voltage (0.85V).



The ordering information shown in Figure 4 applies to all packages in the Kintex UltraScale+ and Virtex UltraScale+ FPGAs, and Figure 5 applies to Zyng UltraScale+s.

The -1L and -2L speed grades in the UltraScale+ families can run at one of two different  $V_{CCINT}$  operating voltages. At 0.72V, they operate at similar performance to the Kintex UltraScale and Virtex UltraScale devices with up to 30% reduction in power consumption. At 0.85V, they consume similar power to the Kintex UltraScale and Virtex UltraScale devices, but operate over 30% faster.

For UltraScale+ devices, the information in this document is pre-release, provided ahead of silicon ordering availability. Please contact your Xilinx sales representative for more information on Early Access Programs.




Figure 4: UltraScale+ FPGA Ordering Information




Figure 5: Zynq UltraScale+ Ordering Information



## Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.

## **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.