
# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 316620   |
| Number of Logic Elements/Cells | 5540850  |
| Total RAM Bits                 | 90726400   |
| Number of I/O                  | 1456   |
| Number of Gates                | -  |
| Voltage - Supply               | 0.922V ~ 0.979V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 100°C (TJ)   |
| Package / Case                 | 2892-BBGA, FCBGA   |
| Supplier Device Package        | 2892-FCBGA (55x55)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcvu440-2flga2892e |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Summary of Features**

### **Processing System Overview**

UltraScale+ MPSoCs feature dual and quad core variants of the ARM Cortex-A53 (APU) with dual-core ARM Cortex-R5 (RPU) processing system (PS). Some devices also include a dedicated ARM Mali<sup>™</sup>-400 MP2 graphics processing unit (GPU). See Table 2.

|     | CG Devices               | EG Devices               | EV Devices               |  |  |  |  |  |  |  |  |  |
|-----|--------------------------|--------------------------|--------------------------|--|--|--|--|--|--|--|--|--|
| APU | Dual-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 |  |  |  |  |  |  |  |  |  |
| RPU | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  |  |  |  |  |  |  |  |  |  |
| GPU | -                        | Mali-400MP2              | Mali-400MP2              |  |  |  |  |  |  |  |  |  |
| VCU | -                        | _                        | H.264/H.265              |  |  |  |  |  |  |  |  |  |

To support the processors' functionality, a number of peripherals with dedicated functions are included in the PS. For interfacing to external memories for data or configuration storage, the PS includes a multi-protocol dynamic memory controller, a DMA controller, a NAND controller, an SD/eMMC controller and a Quad SPI controller. In addition to interfacing to external memories, the APU also includes a Level-1 (L1) and Level-2 (L2) cache hierarchy; the RPU includes an L1 cache and Tightly Coupled memory subsystem. Each has access to a 256KB on-chip memory.

For high-speed interfacing, the PS includes 4 channels of transmit (TX) and receive (RX) pairs of transceivers, called PS-GTR transceivers, supporting data rates of up to 6.0Gb/s. These transceivers can interface to the high-speed peripheral blocks to support PCIe Gen2 root complex or end point in x1, x2, or x4 configurations; Serial-ATA (SATA) at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates; and up to two lanes of Display Port at 1.62Gb/s, 2.7Gb/s, or 5.4Gb/s data rates. The PS-GTR transceivers can also interface to components over USB 3.0 and Serial Gigabit Media Independent Interface (SGMII).

For general connectivity, the PS includes: a pair of USB 2.0 controllers, which can be configured as host, device, or On-The-Go (OTG); an I2C controller; a UART; and a CAN2.0B controller that conforms to ISO11898-1. There are also four triple speed Ethernet MACs and 128 bits of GPIO, of which 78 bits are available through the MIO and 96 through the EMIO.

High-bandwidth connectivity based on the ARM AMBA® AXI4 protocol connects the processing units with the peripherals and provides interface between the PS and the programmable logic (PL).

For additional information, go to: <u>DS891</u>, *Zynq UltraScale+ MPSoC Overview*.

## I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken

Data is transported on and off chip through a combination of the high-performance parallel SelectIO<sup>™</sup> interface and high-speed serial transceiver connectivity. I/O blocks provide support for cutting-edge memory interface and network protocols through flexible I/O standard and voltage support. The serial transceivers in the UltraScale architecture-based devices transfer data up to 32.75Gb/s, enabling 25G+ backplane designs with dramatically lower power per bit than previous generation transceivers. All transceivers, except the PS-GTR, support the required data rates for PCIe Gen3, and Gen4 (rev 0.5), and integrated blocks for PCIe enable UltraScale devices to support up to Gen4 x8 and Gen3 x16 Endpoint and Root Port designs. Integrated blocks for 150Gb/s Interlaken and 100Gb/s Ethernet (100G MAC/PCS) extend the capabilities of UltraScale devices, enabling simple, reliable support for Nx100G switch and bridge applications. Virtex UltraScale+ HBM devices include Cache Coherent Interconnect for Accelerators (CCIX) ports for coherently sharing data with different processors.

### **Clocks and Memory Interfaces**

UltraScale devices contain powerful clock management circuitry, including clock synthesis, buffering, and routing components that together provide a highly capable framework to meet design requirements. The clock network allows for extremely flexible distribution of clocks to minimize the skew, power consumption, and delay associated with clock signals. The clock management technology is tightly integrated with dedicated memory interface circuitry to enable support for high-performance external memories, including DDR4. In addition to parallel memory interfaces, UltraScale devices support serial memories, such as hybrid memory cube (HMC).

## Routing, SSI, Logic, Storage, and Signal Processing

Configurable Logic Blocks (CLBs) containing 6-input look-up tables (LUTs) and flip-flops, DSP slices with 27x18 multipliers, 36Kb block RAMs with built-in FIFO and ECC support, and 4Kx72 UltraRAM blocks (in UltraScale+ devices) are all connected with an abundance of high-performance, low-latency interconnect. In addition to logical functions, the CLB provides shift register, multiplexer, and carry logic functionality as well as the ability to configure the LUTs as distributed memory to complement the highly capable and configurable block RAMs. The DSP slice, with its 96-bit-wide XOR functionality, 27-bit pre-adder, and 30-bit A input, performs numerous independent functions including multiply accumulate, multiply add, and pattern detect. In addition to the device interconnect, in devices using SSI technology, signals can cross between super-logic regions (SLRs) using dedicated, low-latency interface tiles. These combined routing resources enable easy support for next-generation bus data widths. Virtex UltraScale+ HBM devices include up to 8GB of high bandwidth memory.

## Configuration, Encryption, and System Monitoring

The configuration and encryption block performs numerous device-level functions critical to the successful operation of the FPGA or MPSoC. This high-performance configuration block enables device configuration from external media through various protocols, including PCIe, often with no requirement to use multi-function I/O pins during configuration. The configuration block also provides 256-bit AES-GCM decryption capability at the same performance as unencrypted configuration. Additional features include SEU detection and correction, partial reconfiguration support, and battery-backed RAM or eFUSE technology for AES key storage to provide additional security. The System Monitor enables the monitoring of the physical environment via on-chip temperature and supply sensors and can also monitor up to 17 external analog inputs. With UltraScale+ MPSoCs, the device is booted via the Configuration and Security Unit (CSU), which supports secure boot via the 256-bit AES-GCM and SHA/384 blocks. The cryptographic engines in the CSU can be used in the MPSoC after boot for user encryption.

# Kintex UltraScale FPGA Feature Summary

#### Table 3: Kintex UltraScale FPGA Feature Summary

|  | KU025 <sup>(1)</sup> | KU035   | KU040   | KU060   | KU085     | KU095     | KU115     |
|--|----------------------|---------|---------|---------|-----------|-----------|-----------|
| System Logic Cells                       | 318,150              | 444,343 | 530,250 | 725,550 | 1,088,325 | 1,176,000 | 1,451,100 |
| CLB Flip-Flops                           | 290,880              | 406,256 | 484,800 | 663,360 | 995,040   | 1,075,200 | 1,326,720 |
| CLB LUTs                                 | 145,440              | 203,128 | 242,400 | 331,680 | 497,520   | 537,600   | 663,360   |
| Maximum Distributed RAM (Mb)             | 4.1                  | 5.9     | 7.0     | 9.1     | 13.4      | 4.7       | 18.3      |
| Block RAM Blocks                         | 360                  | 540     | 600     | 1,080   | 1,620     | 1,680     | 2,160     |
| Block RAM (Mb)                           | 12.7                 | 19.0    | 21.1    | 38.0    | 56.9      | 59.1      | 75.9      |
| CMTs (1 MMCM, 2 PLLs)                    | 6                    | 10      | 10      | 12      | 22        | 16        | 24        |
| I/O DLLs                                 | 24                   | 40      | 40      | 48      | 56        | 64        | 64        |
| Maximum HP I/Os <sup>(2)</sup>           | 208                  | 416     | 416     | 520     | 572       | 650       | 676       |
| Maximum HR I/Os <sup>(3)</sup>           | 104                  | 104     | 104     | 104     | 104       | 52        | 156       |
| DSP Slices                               | 1,152                | 1,700   | 1,920   | 2,760   | 4,100     | 768       | 5,520     |
| System Monitor                           | 1                    | 1       | 1       | 1       | 2         | 1         | 2         |
| PCIe Gen3 x8                             | 1                    | 2       | 3       | 3       | 4         | 4         | 6         |
| 150G Interlaken                          | 0                    | 0       | 0       | 0       | 0         | 2         | 0         |
| 100G Ethernet                            | 0                    | 0       | 0       | 0       | 0         | 2         | 0         |
| GTH 16.3Gb/s Transceivers <sup>(4)</sup> | 12                   | 16      | 20      | 32      | 56        | 32        | 64        |
| GTY 16.3Gb/s Transceivers <sup>(5)</sup> | 0                    | 0       | 0       | 0       | 0         | 32        | 0         |
| Transceiver Fractional PLLs              | 0                    | 0       | 0       | 0       | 0         | 16        | 0         |

#### Notes:

1. Certain advanced configuration features are not supported in the KU025. Refer to the Configuring FPGAs section for details.

2. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

3. HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.

4. GTH transceivers in SF/FB packages support data rates up to 12.5Gb/s. See Table 4.

5. GTY transceivers in Kintex UltraScale devices support data rates up to 16.3Gb/s. See Table 4.

# Virtex UltraScale FPGA Feature Summary

|                                | VU065   | VU080   | VU095     | VU125     | VU160     | VU190     | VU440     |
|--------------------------------|---------|---------|-----------|-----------|-----------|-----------|-----------|
| System Logic Cells             | 783,300 | 975,000 | 1,176,000 | 1,566,600 | 2,026,500 | 2,349,900 | 5,540,850 |
| CLB Flip-Flops                 | 716,160 | 891,424 | 1,075,200 | 1,432,320 | 1,852,800 | 2,148,480 | 5,065,920 |
| CLB LUTs                       | 358,080 | 445,712 | 537,600   | 716,160   | 926,400   | 1,074,240 | 2,532,960 |
| Maximum Distributed RAM (Mb)   | 4.8     | 3.9     | 4.8       | 9.7       | 12.7      | 14.5      | 28.7      |
| Block RAM Blocks               | 1,260   | 1,421   | 1,728     | 2,520     | 3,276     | 3,780     | 2,520     |
| Block RAM (Mb)                 | 44.3    | 50.0    | 60.8      | 88.6      | 115.2     | 132.9     | 88.6      |
| CMT (1 MMCM, 2 PLLs)           | 10      | 16      | 16        | 20        | 28        | 30        | 30        |
| I/O DLLs                       | 40      | 64      | 64        | 80        | 120       | 120       | 120       |
| Maximum HP I/Os <sup>(1)</sup> | 468     | 780     | 780       | 780       | 650       | 650       | 1,404     |
| Maximum HR I/Os <sup>(2)</sup> | 52      | 52      | 52        | 104       | 52        | 52        | 52        |
| DSP Slices                     | 600     | 672     | 768       | 1,200     | 1,560     | 1,800     | 2,880     |
| System Monitor                 | 1       | 1       | 1         | 2         | 3         | 3         | 3         |
| PCIe Gen3 x8                   | 2       | 4       | 4         | 4         | 4         | 6         | 6         |
| 150G Interlaken                | 3       | 6       | 6         | 6         | 8         | 9         | 0         |
| 100G Ethernet                  | 3       | 4       | 4         | 6         | 9         | 9         | 3         |
| GTH 16.3Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 48        |
| GTY 30.5Gb/s Transceivers      | 20      | 32      | 32        | 40        | 52        | 60        | 0         |
| Transceiver Fractional PLLs    | 10      | 16      | 16        | 20        | 26        | 30        | 0         |

#### Table 7: Virtex UltraScale FPGA Feature Summary

#### Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.

### Virtex UltraScale Device-Package Combinations and Maximum I/Os

| Table 0. Vinter Illing Coole Device Deckage Combinations and Meximum I | 10- |
|--|-----|
| Table 8: Virtex UltraScale Device-Package Combinations and Maximum I   | 70s |

|                              | Package            | VU065              | VU080              | VU095              | VU125              | VU160              | VU190              | VU440              |
|------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package <sup>(1)(2)(3)</sup> | Dimensions<br>(mm) | HR, HP<br>GTH, GTY |
| FFVC1517                     | 40x40              | 52, 468<br>20, 20  | 52, 468<br>20, 20  | 52, 468<br>20, 20  |                    |                    |                    |                    |
| FFVD1517                     | 40x40              |                    | 52, 286<br>32, 32  | 52, 286<br>32, 32  |                    |                    |                    |                    |
| FLVD1517                     | 40x40              |                    |                    |                    | 52, 286<br>40, 32  |                    |                    |                    |
| FFVB1760                     | 42.5x42.5          |                    | 52, 650<br>32, 16  | 52, 650<br>32, 16  |                    |                    |                    |                    |
| FLVB1760                     | 42.5x42.5          |                    |                    |                    | 52, 650<br>36, 16  |                    |                    |                    |
| FFVA2104                     | 47.5x47.5          |                    | 52, 780<br>28, 24  | 52, 780<br>28, 24  |                    |                    |                    |                    |
| FLVA2104                     | 47.5x47.5          |                    |                    |                    | 52, 780<br>28, 24  | -                  |                    |                    |
| FFVB2104                     | 47.5x47.5          |                    | 52, 650<br>32, 32  | 52, 650<br>32, 32  |                    |                    |                    |                    |
| FLVB2104                     | 47.5x47.5          |                    |                    |                    | 52, 650<br>40, 36  |                    |                    |                    |
| FLGB2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 650<br>40, 36  | 52, 650<br>40, 36  |                    |
| FFVC2104                     | 47.5x47.5          |                    |                    | 52, 364<br>32, 32  |                    |                    |                    |                    |
| FLVC2104                     | 47.5x47.5          |                    |                    |                    | 52, 364<br>40, 40  |                    |                    |                    |
| FLGC2104                     | 47.5x47.5          |                    |                    |                    |                    | 52, 364<br>52, 52  | 52, 364<br>52, 52  |                    |
| FLGB2377                     | 50x50              |                    |                    |                    |                    |                    |                    | 52, 1248<br>36, 0  |
| FLGA2577                     | 52.5x52.5          |                    |                    |                    |                    |                    | 0, 448<br>60, 60   |                    |
| FLGA2892                     | 55x55              |                    |                    |                    |                    |                    |                    | 52, 1404<br>48, 0  |

#### Notes:

2. All packages have 1.0mm ball pitch.

3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the <u>UltraScale Architecture Product Selection Guide</u> for details on inter-family migration.

<sup>1.</sup> Go to Ordering Information for package designation details.

### Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

| Package<br>(1)(2)(3)    | Package                  | VU3P    | VU5P    | VU7P    | VU9P     | VU11P   | VU13P    | VU31P   | VU33P   | VU35P   | VU37P   |
|-------------------------|--------------------------|---------|---------|---------|----------|---------|----------|---------|---------|---------|---------|
| (1)(2)(3)               | Dimensions<br>(mm)       | HP, GTY | HP, GTY | HP, GTY | HP, GTY  | HP, GTY | HP, GTY  | HP, GTY | HP, GTY | HP, GTY | HP, GTY |
| FFVC1517                | 40x40                    | 520, 40 |         |         |          |         |          |         |         |         |         |
| FLGF1924 <sup>(4)</sup> | 45x45                    |         |         |         |          | 624, 64 |          |         |         |         |         |
| FLVA2104                | 47.5x47.5                |         | 832, 52 | 832, 52 |          |         |          |         |         |         |         |
| FLGA2104                | 47.5x47.5                |         |         |         | 832, 52  |         |          |         |         |         |         |
| FHGA2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 832, 52  |         |         |         |         |
| FLVB2104                | 47.5x47.5                |         | 702, 76 | 702, 76 |          |         |          |         |         |         |         |
| FLGB2104                | 47.5x47.5                |         |         |         | 702, 76  | 572, 76 |          |         |         |         |         |
| FHGB2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 702, 76  |         |         |         |         |
| FLVC2104                | 47.5x47.5                |         | 416, 80 | 416, 80 |          |         |          |         |         |         |         |
| FLGC2104                | 47.5x47.5                |         |         |         | 416, 104 | 416, 96 |          |         |         |         |         |
| FHGC2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 416, 104 |         |         |         |         |
| FSGD2104                | 47.5x47.5                |         |         |         | 676, 76  | 572, 76 |          |         |         |         |         |
| FIGD2104                | 52.5x52.5 <sup>(5)</sup> |         |         |         |          |         | 676, 76  |         |         |         |         |
| FLGA2577                | 52.5x52.5                |         |         |         | 448, 120 | 448, 96 | 448, 128 |         |         |         |         |
| FSVH1924                | 45x45                    |         |         |         | -        |         |          | 208, 32 |         |         |         |
| FSVH2104                | 47.5x47.5                |         |         |         |          |         |          |         | 208, 32 | 416, 64 |         |
| FSVH2892                | 55x55                    |         |         |         |          |         |          |         |         | 416, 64 | 624, 96 |

#### Table 10: Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

#### Notes:

1. Go to Ordering Information for package designation details.

2. All packages have 1.0mm ball pitch.

3. Packages with the same last letter and number sequence, e.g., A2104, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined. See the <u>UltraScale Architecture Product Selection Guide</u> for details on inter-family migration.

4. GTY transceivers in the FLGF1924 package support data rates up to 16.3Gb/s.

5. These 52.5x52.5mm overhang packages have the same PCB ball footprint as the corresponding 47.5x47.5mm packages (i.e., the same last letter and number sequence) and are footprint compatible.

www.xilinx.com

### Zynq UltraScale+: CG Device-Package Combinations and Maximum I/Os

| Table 12. | 7 una Illtra Saala | · CC Davias Daskar  | a Combinations  | and Maximum L/Oc |
|-----------|--------------------|---------------------|-----------------|------------------|
| TADIE IZ. | Zyny Ulliascale+   | -: CG Device-Packag | je compinations | and Maximum I/Os |

| Deekege                    | Package            | ZU2CG              | ZU3CG              | ZU4CG              | ZU5CG              | ZU6CG              | ZU7CG              | ZU9CG              |  |
|----------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|
| Package<br>(1)(2)(3)(4)(5) | Dimensions<br>(mm) | HD, HP<br>GTH, GTY |  |
| SBVA484 <sup>(6)</sup>     | 19x19              | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |  |
| SFVA625                    | 21x21              | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |  |
| SFVC784 <sup>(7)</sup>     | 23x23              | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |  |
| FBVB900                    | 31x31              |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |  |
| FFVC900                    | 31x31              |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |  |
| FFVB1156                   | 35x35              |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |  |
| FFVC1156                   | 35x35              |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    |  |
| FFVF1517                   | 40x40              |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    |  |

#### Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2CG and ZU3CG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{\text{CCO}}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.

## Zynq UltraScale+: EG Device Feature Summary

#### Table 13: Zynq UltraScale+: EG Device Feature Summary

|   | ZU2EG   | ZU3EG  | ZU4EG       | ZU5EG          | ZU6EG          | ZU7EG         | ZU9EG          | ZU11EG         | ZU15EG       | ZU17EG     | ZU19EG    |  |  |
|---|---|--|-------------|----------------|----------------|---------------|----------------|----------------|--------------|------------|-----------|--|--|
| Application Processing Unit             | Quad-co   | re ARM Corte   | x-A53 MPCor | e with CoreSig | ght; NEON & S  | Single/Double | Precision Flo  | ating Point; 3 | 2KB/32KB L1  | Cache, 1MB | L2 Cache  |  |  |
| Real-Time Processing Unit               |   | Dual-core  | ARM Cortex- | R5 with Cores  | Sight; Single/ | Double Precis | ion Floating P | oint; 32KB/32  | 2KB L1 Cache | , and TCM  |           |  |  |
| Embedded and External<br>Memory         |   | 256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3;<br>External Quad-SPI; NAND; eMMC |             |                |                |               |                |                |              |            |           |  |  |
| General Connectivity                    | 214 PS I/O; UART; CAN; USB 2.0; I2C; SPI; 32b GPIO; Real Time Clock; WatchDog Timers; Triple Timer Counters |  |             |                |                |               |                |                |              |            |           |  |  |
| High-Speed Connectivity                 | 4 PS-GTR; PCIe Gen1/2; Serial ATA 3.1; DisplayPort 1.2a; USB 3.0; SGMII                                     |  |             |                |                |               |                |                |              |            |           |  |  |
| Graphic Processing Unit                 |   | ARM Mali-400 MP2; 64KB L2 Cache  |             |                |                |               |                |                |              |            |           |  |  |
| System Logic Cells                      | 103,320   | 154,350  | 192,150     | 256,200        | 469,446        | 504,000       | 599,550        | 653,100        | 746,550      | 926,194    | 1,143,450 |  |  |
| CLB Flip-Flops                          | 94,464  | 141,120  | 175,680     | 234,240        | 429,208        | 460,800       | 548,160        | 597,120        | 682,560      | 846,806    | 1,045,440 |  |  |
| CLB LUTs                                | 47,232  | 70,560   | 87,840      | 117,120        | 214,604        | 230,400       | 274,080        | 298,560        | 341,280      | 423,403    | 522,720   |  |  |
| Distributed RAM (Mb)                    | 1.2   | 1.8  | 2.6         | 3.5            | 6.9            | 6.2           | 8.8            | 9.1            | 11.3         | 8.0        | 9.8       |  |  |
| Block RAM Blocks                        | 150   | 216  | 128         | 144            | 714            | 312           | 912            | 600            | 744          | 796        | 984       |  |  |
| Block RAM (Mb)                          | 5.3   | 7.6  | 4.5         | 5.1            | 25.1           | 11.0          | 32.1           | 21.1           | 26.2         | 28.0       | 34.6      |  |  |
| UltraRAM Blocks                         | 0   | 0  | 48          | 64             | 0              | 96            | 0              | 80             | 112          | 102        | 128       |  |  |
| UltraRAM (Mb)                           | 0   | 0  | 14.0        | 18.0           | 0              | 27.0          | 0              | 22.5           | 31.5         | 28.7       | 36.0      |  |  |
| DSP Slices                              | 240   | 360  | 728         | 1,248          | 1,973          | 1,728         | 2,520          | 2,928          | 3,528        | 1,590      | 1,968     |  |  |
| CMTs                                    | 3   | 3  | 4           | 4              | 4              | 8             | 4              | 8              | 4            | 11         | 11        |  |  |
| Max. HP I/O <sup>(1)</sup>              | 156   | 156  | 156         | 156            | 208            | 416           | 208            | 416            | 208          | 572        | 572       |  |  |
| Max. HD I/O <sup>(2)</sup>              | 96  | 96   | 96          | 96             | 120            | 48            | 120            | 96             | 120          | 96         | 96        |  |  |
| System Monitor                          | 2   | 2  | 2           | 2              | 2              | 2             | 2              | 2              | 2            | 2          | 2         |  |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0   | 0  | 16          | 16             | 24             | 24            | 24             | 32             | 24           | 44         | 44        |  |  |
| GTY Transceivers 32.75Gb/s              | 0   | 0  | 0           | 0              | 0              | 0             | 0              | 16             | 0            | 28         | 28        |  |  |
| Transceiver Fractional PLLs             | 0   | 0  | 8           | 8              | 12             | 12            | 12             | 24             | 12           | 36         | 36        |  |  |
| PCIe Gen3 x16 and Gen4 x8               | 0   | 0  | 2           | 2              | 0              | 2             | 0              | 4              | 0            | 4          | 5         |  |  |
| 150G Interlaken                         | 0   | 0  | 0           | 0              | 0              | 0             | 0              | 1              | 0            | 2          | 4         |  |  |
| 100G Ethernet w/ RS-FEC                 | 0   | 0  | 0           | 0              | 0              | 0             | 0              | 2              | 0            | 2          | 4         |  |  |

#### Notes:

1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.

2. HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.

3. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 14.

www.xilinx.com

### Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

Table 14: Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Deekege                    | Package            | ZU2EG              | ZU3EG              | ZU4EG              | ZU5EG              | ZU6EG              | ZU7EG              | ZU9EG              | ZU11EG             | ZU15EG             | ZU17EG             | ZU19EG             |
|----------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Package<br>(1)(2)(3)(4)(5) | Dimensions<br>(mm) | HD, HP<br>GTH, GTY |
| SBVA484 <sup>(6)</sup>     | 19x19              | 24, 58<br>0, 0     | 24, 58<br>0, 0     |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVA625                    | 21x21              | 24, 156<br>0, 0    | 24, 156<br>0, 0    |                    |                    |                    |                    |                    |                    |                    |                    |                    |
| SFVC784 <sup>(7)</sup>     | 23x23              | 96, 156<br>0, 0    | 96, 156<br>0, 0    | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |                    |                    |                    |                    |                    |                    |
| FBVB900                    | 31x31              |                    |                    | 48, 156<br>16, 0   | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |                    |                    |                    |
| FFVC900                    | 31x31              |                    |                    |                    |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    | 48, 156<br>16, 0   |                    |                    |
| FFVB1156                   | 35x35              |                    |                    |                    |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    | 120, 208<br>24, 0  |                    |                    |
| FFVC1156                   | 35x35              |                    |                    |                    |                    |                    | 48, 312<br>20, 0   |                    | 48, 312<br>20, 0   |                    |                    |                    |
| FFVB1517                   | 40x40              |                    |                    |                    |                    |                    |                    |                    | 72, 416<br>16, 0   |                    | 72, 572<br>16, 0   | 72, 572<br>16, 0   |
| FFVF1517                   | 40x40              |                    |                    |                    |                    |                    | 48, 416<br>24, 0   |                    | 48, 416<br>32, 0   |                    |                    |                    |
| FFVC1760                   | 42.5x42.5          |                    |                    |                    |                    |                    |                    |                    | 96, 416<br>32, 16  |                    | 96, 416<br>32, 16  | 96, 416<br>32, 16  |
| FFVD1760                   | 42.5x42.5          |                    |                    |                    |                    |                    |                    |                    |                    |                    | 48, 260<br>44, 28  | 48, 260<br>44, 28  |
| FFVE1924                   | 45x45              |                    |                    |                    |                    |                    |                    |                    |                    |                    | 96, 572<br>44, 0   | 96, 572<br>44, 0   |

#### Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SB/SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. All device package combinations bond out 214 PS I/O except ZU2EG and ZU3EG in the SBVA484 and SFVA625 packages, which bond out 170 PS I/Os.
- 5. Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.
- 6. All 58 HP I/O pins are powered by the same  $V_{\text{CCO}}$  supply.
- 7. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.

#### www.xilinx.com

### Zynq UltraScale+: EG Device-Package Combinations and Maximum I/Os

| Package<br>(1)(2)(3)(4) | Package            | ZU4EV              | ZU5EV              | ZU7EV              |  |
|-------------------------|--------------------|--------------------|--------------------|--------------------|--|
|                         | Dimensions<br>(mm) | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY |  |
| SFVC784 <sup>(5)</sup>  | 23x23              | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |  |
| FBVB900                 | 31x31              | 48, 156<br>16, 0   | 48, 156<br>16, 0   | 48, 156<br>16, 0   |  |
| FFVC1156                | 35x35              |                    |                    | 48, 312<br>20, 0   |  |
| FFVF1517                | 40x40              |                    |                    | 48, 416<br>24, 0   |  |

Table 16: Zynq UltraScale+: EV Device-Package Combinations and Maximum I/Os

#### Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.
- 5. Packages with the same last letter and number sequence, e.g., B900, are footprint compatible with all other UltraScale architecture-based devices with the same sequence. The footprint compatible devices within this family are outlined.

## **Device Layout**

UltraScale devices are arranged in a column-and-grid layout. Columns of resources are combined in different ratios to provide the optimum capability for the device density, target market or application, and device cost. At the core of UltraScale+ MPSoCs is the processing system that displaces some of the full or partial columns of programmable logic resources. Figure 1 shows a device-level view with resources grouped together. For simplicity, certain resources such as the processing system, integrated blocks for PCIe, configuration logic, and System Monitor are not shown.

| Transceivers | CLB, DSP, Block RAM | I/O, Clocking, Memory Interface Logic | CLB, DSP, Block RAM | I/O, Clocking, Memory Interface Logic | CLB, DSP, Block RAM | Transceivers |  |
|--------------|---------------------|---------------------------------------|---------------------|---------------------------------------|---------------------|--------------|--|
|--------------|---------------------|---------------------------------------|---------------------|---------------------------------------|---------------------|--------------|--|

DS890\_01\_101712

Figure 1: FPGA with Columnar Resources

Resources within the device are divided into segmented clock regions. The height of a clock region is 60 CLBs. A bank of 52 I/Os, 24 DSP slices, 12 block RAMs, or 4 transceiver channels also matches the height of a clock region. The width of a clock region is essentially the same in all cases, regardless of device size or the mix of resources in the region, enabling repeatable timing results. Each segmented clock region

contains vertical and horizontal clock routing that span its full height and width. These horizontal and vertical clock routes can be segmented at the clock region boundary to provide a flexible, high-performance, low-power clock distribution architecture. Figure 2 is a representation of an FPGA divided into regions.




Figure 2: Column-Based FPGA Divided into Clock Regions

# Processing System (PS)

Zynq UltraScale+ MPSoCs consist of a PS coupled with programmable logic. The contents of the PS varies between the different Zynq UltraScale+ devices. All devices contain an APU, an RPU, and many peripherals for connecting the multiple processing engines to external components. The EG and EV devices contain a GPU and the EV devices contain a video codec unit (VCU). The components of the PS are connected together and to the PL through a multi-layered ARM AMBA AXI non-blocking interconnect that supports multiple simultaneous master-slave transactions. Traffic through the interconnect can be regulated by the quality of service (QoS) block in the interconnect. Twelve dedicated AXI 32-bit, 64-bit, or 128-bit ports connect the PL to high-speed interconnect and DDR in the PS via a FIFO interface.

There are four independently controllable power domains: the PL plus three within the PS (full power, lower power, and battery power domains). Additionally, many peripherals support clock gating and power gating to further reduce dynamic and static power consumption.

## **Application Processing Unit (APU)**

The APU has a feature-rich dual-core or quad-core ARM Cortex-A53 processor. Cortex-A53 cores are 32-bit/64-bit application processors based on ARM-v8A architecture, offering the best performance-to-power ratio. The ARMv8 architecture supports hardware virtualization. Each of the Cortex-A53 cores has: 32KB of instruction and data L1 caches, with parity and ECC protection respectively; a NEON SIMD engine; and a single and double precision floating point unit. In addition to these blocks, the APU consists of a snoop control unit and a 1MB L2 cache with ECC protection to enhance system-level performance. The snoop control unit keeps the L1 caches coherent thus eliminating the need of spending software bandwidth for coherency. The APU also has a built-in interrupt controller supporting virtual interrupts. The APU communicates to the rest of the PS through 128-bit AXI coherent extension (ACE) port via Cache Coherent Interconnect (CCI) block, using the System Memory Management Unit (SMMU). The APU is also connected to the Programmable Logic (PL), through the 128-bit accelerator coherency port

### **General Connectivity**

There are many peripherals in the PS for connecting to external devices over industry standard protocols, including CAN2.0B, USB, Ethernet, I2C, and UART. Many of the peripherals support clock gating and power gating modes to reduce dynamic and static power consumption.

### USB 3.0/2.0

The pair of USB controllers can be configured as host, device, or On-The-Go (OTG). The core is compliant to USB 3.0 specification and supports super, high, full, and low speed modes in all configurations. In host mode, the USB controller is compliant with the Intel XHCI specification. In device mode, it supports up to 12 end points. While operating in USB 3.0 mode, the controller uses the serial transceiver and operates up to 5.0Gb/s. In USB 2.0 mode, the Universal Low Peripheral Interface (ULPI) is used to connect the controller to an external PHY operating up to 480Mb/s. The ULPI is also connected in USB 3.0 mode to support high-speed operations.

#### Ethernet MAC

The four tri-speed ethernet MACs support 10Mb/s, 100Mb/s, and 1Gb/s operations. The MACs support jumbo frames and time stamping through the interfaces based on IEEE Std 1588v2. The ethernet MACs can be connected through the serial transceivers (SGMII), the MIO (RGMII), or through EMIO (GMII). The GMII interface can be converted to a different interface within the PL.

### **High-Speed Connectivity**

The PS includes four PS-GTR transceivers (transmit and receive), supporting data rates up to 6.0Gb/s and can interface to the peripherals for communication over PCIe, SATA, USB 3.0, SGMII, and DisplayPort.

#### PCle

The integrated block for PCIe is compliant with PCI Express base specification 2.1 and supports x1, x2, and x4 configurations as root complex or end point, compliant to transaction ordering rules in both configurations. It has built-in DMA, supports one virtual channel and provides fully configurable base address registers.

#### SATA

Users can connect up to two external devices using the two SATA host port interfaces compliant to the SATA 3.1 specification. The SATA interfaces can operate at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s data rates and are compliant with advanced host controller interface (AHCI) version 1.3 supporting partial and slumber power modes.

### DisplayPort

The DisplayPort controller supports up to two lanes of source-only DisplayPort compliant with VESA DisplayPort v1.2a specification (source only) at 1.62Gb/s, 2.7Gb/s, and 5.4Gb/s data rates. The controller supports single stream transport (SST); video resolution up to 4Kx2K at a 30Hz frame rate; video formats Y-only, YCbCr444, YCbCr422, YCbCr420, RGB, YUV444, YUV422, xvYCC, and pixel color depth of 6, 8, 10, and 12 bits per color component.

## I/O Electrical Characteristics

Single-ended outputs use a conventional CMOS push/pull output structure driving High towards  $V_{CCO}$  or Low towards ground, and can be put into a high-Z state. The system designer can specify the slew rate and the output strength. The input is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up or a weak pull-down resistor.

Most signal pin pairs can be configured as differential input pairs or output pairs. Differential input pin pairs can optionally be terminated with a  $100\Omega$  internal resistor. All UltraScale devices support differential standards beyond LVDS, including RSDS, BLVDS, differential SSTL, and differential HSTL. Each of the I/Os supports memory I/O standards, such as single-ended and differential HSTL as well as single-ended and differential SSTL. UltraScale+ families add support for MIPI with a dedicated D-PHY in the I/O bank.

### 3-State Digitally Controlled Impedance and Low Power I/O Features

The 3-state Digitally Controlled Impedance (T\_DCI) can control the output drive impedance (series termination) or can provide parallel termination of an input signal to  $V_{CCO}$  or split (Thevenin) termination to  $V_{CCO}/2$ . This allows users to eliminate off-chip termination for signals using T\_DCI. In addition to board space savings, the termination automatically turns off when in output mode or when 3-stated, saving considerable power compared to off-chip termination. The I/Os also have low power modes for IBUF and IDELAY to provide further power savings, especially when used to implement memory interfaces.

## I/O Logic

### Input and Output Delay

All inputs and outputs can be configured as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input or output can be individually delayed by up to 1,250ps of delay with a resolution of 5–15ps. Such delays are implemented as IDELAY and ODELAY. The number of delay steps can be set by configuration and can also be incremented or decremented while in use. The IDELAY and ODELAY can be cascaded together to double the amount of delay in a single direction.

### **ISERDES and OSERDES**

Many applications combine high-speed, bit-serial I/O with slower parallel operation inside the device. This requires a serializer and deserializer (SerDes) inside the I/O logic. Each I/O pin possesses an IOSERDES (ISERDES and OSERDES) capable of performing serial-to-parallel or parallel-to-serial conversions with programmable widths of 2, 4, or 8 bits. These I/O logic features enable high-performance interfaces, such as Gigabit Ethernet/1000BaseX/SGMII, to be moved from the transceivers to the SelectIO interface.

## Transmitter

The transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 16, 20, 32, 40, 64, or 80 for the GTH and 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off datapath width against timing margin in high-performance designs. These transmitter outputs drive the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data is fed through an optional FIFO and has additional hardware support for the 8B/10B, 64B/66B, or 64B/67B encoding schemes to provide a sufficient number of transitions. The bit-serial output signal drives two package pins with differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.

### Receiver

The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit-serial differential signal into a parallel stream of words, each 16, 20, 32, 40, 64, or 80 bits in the GTH or 16, 20, 32, 40, 64, 80, 128, or 160 for the GTY. This allows the designer to trade off internal datapath width against logic timing margin. The receiver takes the incoming differential data stream, feeds it through programmable DC automatic gain control, linear and decision feedback equalizers (to compensate for PC board, cable, optical and other interconnect characteristics), and uses the reference clock input to initiate clock recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and optionally ensures sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into the device logic using the RXUSRCLK clock. For short channels, the transceivers offer a special low-power mode (LPM) to reduce power consumption by approximately 30%. The receiver DC automatic gain control and linear and decision feedback equalizers can optionally "auto-adapt" to automatically learn and compensate for different interconnect characteristics. This enables even more margin for 10G+ and 25G+ backplanes.

## **Out-of-Band Signaling**

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCIe and SATA/SAS and QPI applications.

# **Block RAM**

Every UltraScale architecture-based device contains a number of 36 Kb block RAMs, each with two completely independent ports that share only the stored data. Each block RAM can be configured as one 36Kb RAM or two independent 18Kb RAMs. Each memory access, read or write, is controlled by the clock. Connections in every block RAM column enable signals to be cascaded between vertically adjacent block RAMs, providing an easy method to create large, fast memory arrays, and FIFOs with greatly reduced power consumption.

All inputs, data, address, clock enables, and write enables are registered. The input address is always clocked (unless address latching is turned off), retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation, the data output can reflect either the previously stored data or the newly written data, or it can remain unchanged. Block RAM sites that remain unused in the user design are automatically powered down to reduce total power consumption. There is an additional pin on every block RAM to control the dynamic power gating feature.

### Programmable Data Width

Each port can be configured as  $32K \times 1$ ;  $16K \times 2$ ;  $8K \times 4$ ;  $4K \times 9$  (or 8);  $2K \times 18$  (or 16);  $1K \times 36$  (or 32); or  $512 \times 72$  (or 64). Whether configured as block RAM or FIFO, the two ports can have different aspect ratios without any constraints. Each block RAM can be divided into two completely independent 18Kb block RAMs that can each be configured to any aspect ratio from  $16K \times 1$  to  $512 \times 36$ . Everything described previously for the full 36Kb block RAM also applies to each of the smaller 18Kb block RAMs. Only in simple dual-port (SDP) mode can data widths of greater than 18bits (18Kb RAM) or 36 bits (36Kb RAM) be accessed. In this mode, one port is dedicated to read operation, the other to write operation. In SDP mode, one side (read or write) can be variable, while the other is fixed to 32/36 or 64/72. Both sides of the dual-port 36Kb RAM can be of variable width.

## **Error Detection and Correction**

Each 64-bit-wide block RAM can generate, store, and utilize eight additional Hamming code bits and perform single-bit error correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to or reading from external 64- to 72-bit-wide memories.

## **FIFO Controller**

Each block RAM can be configured as a 36Kb FIFO or an 18Kb FIFO. The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments the internal addresses and provides four handshaking flags: full, empty, programmable full, and programmable empty. The programmable flags allow the user to specify the FIFO counter values that make these flags go active. The FIFO width and depth are programmable with support for different read port and write port widths on a single FIFO. A dedicated cascade path allows for easy creation of deeper FIFOs.

## Interconnect

Various length vertical and horizontal routing resources in the UltraScale architecture that span 1, 2, 4, 5, 12, or 16 CLBs ensure that all signals can be transported from source to destination with ease, providing support for the next generation of wide data buses to be routed across even the highest capacity devices while simultaneously improving quality of results and software run time.

# **Digital Signal Processing**

DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All UltraScale devices have many dedicated, low-power DSP slices, combining high speed with small size while retaining system design flexibility.

Each DSP slice fundamentally consists of a dedicated 27 × 18 bit twos complement multiplier and a 48-bit accumulator. The multiplier can be dynamically bypassed, and two 48-bit inputs can feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit add/subtract/accumulate), or a logic unit that can generate any one of ten different logic functions of the two operands.

The DSP includes an additional pre-adder, typically used in symmetrical filters. This pre-adder improves performance in densely packed designs and reduces the DSP slice count by up to 50%. The 96-bit-wide XOR function, programmable to 12, 24, 48, or 96-bit widths, enables performance improvements when implementing forward error correction and cyclic redundancy checking algorithms.

The DSP also includes a 48-bit-wide pattern detector that can be used for convergent or symmetric rounding. The pattern detector is also capable of implementing 96-bit-wide logic functions when used in conjunction with the logic unit.

The DSP slice provides extensive pipelining and extension capabilities that enhance the speed and efficiency of many applications beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down counter.

# **System Monitor**

The System Monitor blocks in the UltraScale architecture are used to enhance the overall safety, security, and reliability of the system by monitoring the physical environment via on-chip power supply and temperature sensors and external channels to the ADC.

All UltraScale architecture-based devices contain at least one System Monitor. The System Monitor in UltraScale+ FPGAs and the PL of Zynq UltraScale+ MPSoCs is similar to the Kintex UltraScale and Virtex UltraScale devices but with additional features including a PMBus interface.

| Device<br>Family | Devices                              | Speed Grade and Temperature Grade |                 |   |                                      |  |  |
|------------------|--------------------------------------|-----------------------------------|-----------------|---|--------------------------------------|--|--|
|                  |                                      | Commercial<br>(C)                 | Extended<br>(E) |   | Industrial<br>(I)                    |  |  |
|                  |                                      | 0°C to +85°C                      | 0°C to +100°C   | 0°C to +110°C                           | –40°C to +100°C                      |  |  |
|                  | CG<br>Devices                        |                                   | -2E (0.85V)     |   | -21 (0.85V)                          |  |  |
|                  |                                      |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |  |  |
|                  |                                      |                                   | -1E (0.85V)     |   | -11 (0.85V)                          |  |  |
|                  |                                      |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |  |  |
|                  | ZU2EG<br>ZU3EG                       |                                   | -2E (0.85V)     |   | -21 (0.85V)                          |  |  |
|                  |                                      |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |  |  |
|                  |                                      |                                   | -1E (0.85V)     |   | -11 (0.85V)                          |  |  |
|                  |                                      |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |  |  |
|                  | ZU4EG                                |                                   | -3E (0.90V)     |   |                                      |  |  |
| Zynq             | ZU5EG<br>ZU6EG                       |                                   | -2E (0.85V)     |   | -21 (0.85V)                          |  |  |
| UltraScale+      | ZUBEG<br>ZU7EG                       |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |  |  |
|                  | ZU9EG                                |                                   | -1E (0.85V)     |   | -11 (0.85V)                          |  |  |
|                  | ZU11EG<br>ZU15EG<br>ZU17EG<br>ZU19EG |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |  |  |
|                  | EV<br>Devices                        |                                   | -3E (0.90V)     |   |                                      |  |  |
|                  |                                      |                                   | -2E (0.85V)     |   | -21 (0.85V)                          |  |  |
|                  |                                      |                                   |                 | -2LE <sup>(2)(3)</sup> (0.85V or 0.72V) |                                      |  |  |
|                  |                                      |                                   | -1E (0.85V)     |   | -1I (0.85V)                          |  |  |
|                  |                                      |                                   |                 |   | -1LI <sup>(3)</sup> (0.85V or 0.72V) |  |  |

#### Table 21: Speed Grade and Temperature Grade (Cont'd)

#### Notes:


1. KU025 and KU095 are not available in -3E or -1LI speed/temperature grades.

In -2LE speed/temperature grade, devices can operate for a limited time with junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal at 0.85V or low voltage at 0.72V). Operation at 110°C Tj is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of device lifetime.

3. In Zynq UltraScale+ MPSoCs, when operating the PL at low voltage (0.72V), the PS operates at nominal voltage (0.85V).

### **E** XILINX.

The ordering information shown in Figure 3 applies to all packages in the Kintex UltraScale and Virtex UltraScale FPGAs. Refer to the Package Marking section of <u>UG575</u>, *UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide* for a more detailed explanation of the device markings.



 L1 and -H1 are the ordering codes for the -1L and -1H speed grades, respectively.
See UG575: UltraScale and UltraScale+ FPGAs Packaging and Pinouts User Guide for more information. DS890\_03\_050316

Figure 3: Kintex UltraScale and Virtex UltraScale FPGA Ordering Information

# **Revision History**

The following table shows the revision history for this document:

| Date Version |      | Description of Revisions   |  |  |
|--------------|------|--|--|--|
| 02/15/2017   | 2.11 | Updated Table 1, Table 9: Converted HBM from Gb to GB. Updated Table 11, Table 13, and Table 15: Updated DSP count for Zynq UltraScale+ MPSoCs. Updated Cache Coherent Interconnect for Accelerators (CCIX). Updated High Bandwidth Memory (HBM). Updated Table 21: Added-2E speed grade to all UltraScale+ devices. Removed -3E from XCZU2 and XCZU3. |  |  |
| 11/09/2016   | 2.10 | Updated Table 1. Added HBM devices to Table 9, Table 10, Table 19 and new High Bandwidth Memory (HBM) section. Added Cache Coherent Interconnect for Accelerators (CCIX) section.  |  |  |
| 09/27/2016   | 2.9  | Updated Table 5, Table 12, Table 13, and Table 14.   |  |  |
| 06/03/2016   | 2.8  | Added Zynq UltraScale+ MPSoC CG devices: Added Table 2. Updated Table 11, Table 12, Table 21, and Figure 5. Created separate tables for EG and EV devices: Table 13, Table 14, Table 15, and Table 16.   |  |  |
|              |      | Updated Table 1, Table 3, Table 5 and notes, Table 6 and notes, Table 7, Table 9, Table 10, Processing System Overview, and Processing System (PS) details.  |  |  |
| 02/17/2016   | 2.7  | Added Migrating Devices. Updated Table 4, Table 5, Table 6, Table 10, Table 11, Table 12, and Figure 4.  |  |  |
| 12/15/2015   | 2.6  | Updated Table 1, Table 5, Table 6, Table 9, Table 12, and Configuration.   |  |  |
| 11/24/2015   | 2.5  | Updated Configuration, Encryption, and System Monitoring, Table 5, Table 9, Table 11, and Table 21.  |  |  |
| 10/15/2015   | 2.4  | Updated Table 1, Table 3, Table 5, Table 7, Table 9, and Table 11 with System Logic Cells<br>Updated Figure 3. Updated Table 19.   |  |  |
| 09/29/2015   | 2.3  | Added A1156 to KU095 in Table 4. Updated Table 5. Updated Max. Distributed RAM in Table 9. Updated Distributed RAM in Table 11. Added Table 19. Updated Table 21. Updated Figure 3.  |  |  |
| 08/14/2015   | 2.2  | Updated Table 1. Added XCKU025 to Table 3, Table 4, and Table 21. Updated Table 7, Table 9, Table 11, Table 12, Table 18. Updated System Monitor. Added voltage information to Table 21.   |  |  |
| 04/27/2015   | 2.1  | Updated Table 1, Table 3, Table 4, Table 5, Table 6, Table 7, Table 10, Table 11, Table 12<br>Table 17, I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken, Integrated<br>Interface Blocks for PCI Express Designs, USB 3.0/2.0, Clock Management, System<br>Monitor, and Figure 3.  |  |  |
| 02/23/2015   | 2.0  | UltraScale+ device information (Kintex UltraScale+ FPGA, Virtex UltraScale+ FPGA, and Zynq UltraScale+ MPSoC) added throughout document.   |  |  |
| 12/16/2014   | 1.6  | Updated Table 1; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 3, Table 7; Table 8; and Table 17.  |  |  |
| 11/17/2014   | 1.5  | Updated I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 1; Table 4; Table 7; Table 8; Table 17; Input/Output; and Figure 3.  |  |  |
| 09/16/2014   | 1.4  | Updated Logic Cell information in Table 1. Updated Table 3; I/O, Transceiver, PCIe, 100G Ethernet, and 150G Interlaken; Table 7; Table 8; Integrated Block for 100G Ethernet; and Figure 3.  |  |  |
| 05/20/2014   | 1.3  | Updated Table 8.   |  |  |
| 05/13/2014   | 1.2  | Added Ordering Information. Updated Table 1, Clocks and Memory Interfaces, Table 3, Table 7 (removed XCVU145; added XCVU190), Table 8 (removed XCVU145; removed FLVD1924 from XCVU160; added XCVU190; updated Table Notes), Table 17, Integrated Interface Blocks for PCI Express Designs, and Integrated Block for Interlaken, and Memory Interfaces. |  |  |

# Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>; IP cores may be subject to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.

# **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.