
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9321fdh-518

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. Ordering information

Table 1. Ordering information

Type number Package							
	Name	Description	Version				
P89LPC9321FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2				
P89LPC9321FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1				
P89LPC9321FN	DIP28	plastic dual in-line package; 28 leads; (600 mil)	SOT117-1				

3.1 Ordering options

Table 2.Ordering options

Type number	Flash memory	Temperature range	Frequency
P89LPC9321FA	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC9321FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC9321FN	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz

NXP Semiconductors

P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core

ontinued	
	Description
1/0	P0.6 — Port 0 bit 6. High current source.
0	CMP1 — Comparator 1 output.
	KBI6 — Keyboard input 6.
I/O	P0.7 — Port 0 bit 7. High current source.
I/O	T1 — Timer/counter 1 external count input or overflow output.
	KBI7 — Keyboard input 7.
I/O, I [<u>1]</u>	Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <u>Section 7.16.1 "Port configurations"</u> and <u>Table 10 "Static characteristics"</u> for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt trigger inputs.
	Port 1 also provides various special functions as described below:
I/O	P1.0 — Port 1 bit 0.
0	TXD — Transmitter output for serial port.
I/O	P1.1 — Port 1 bit 1.
1	RXD — Receiver input for serial port.
I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).
I/O	T0 — Timer/counter 0 external count input or overflow output (open-drain when
., •	used as output).
I/O	SCL — I ² C-bus serial clock input/output.
I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
I	INT0 — External interrupt 0 input.
I/O	SDA — I ² C-bus serial data input/output.
I/O	P1.4 — Port 1 bit 4. High current source.
I	INT1 — External interrupt 1 input.
I	P1.5 — Port 1 bit 5 (input only).
Ι	RST — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode.
I/O	P1.6 — Port 1 bit 6. High current source.
0	OCB — Output Compare B
I/O	P1.7 — Port 1 bit 7. High current source.
0	OCC — Output Compare C.
I/O	Port 2: Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section</u> <u>7.16.1 "Port configurations"</u> and <u>Table 10 "Static characteristics"</u> for details. All pins have Schmitt trigger inputs. Port 2 also provides various special functions as described below:

Table 3. Pin description ...continued

P89LPC9321 Product data sheet

7. Functional description

Remark: Please refer to the P89LPC9321 *User manual* for a more detailed functional description.

7.1 Special function registers

Remark: SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
 - '-' Unless otherwise specified, must be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' must be written with '0', and will return a '0' when read.
 - '1' must be written with '1', and will return a '1' when read.

Table 4.Special function registers ...continued* indicates SFRs that are bit addressable. P89LPC93

	Name	Description	SFR	Bit function	ns and addro	esses						Reset v	value
			addr.	MSB							LSB	Hex	Binary
	P1*	Port 1	90H	OCC	OCB	RST	INT1	INT0/SDA	T0/SCL	RXD	TXD	[1]	
		Bit a	address	A7	A6	A5	A4	A3	A2	A1	A0		
	P2*	Port 2	A0H	ICA	OCA	SPICLK	SS	MISO	MOSI	OCD	ICB	[1]	
		Bit a	address	B7	B6	B5	B4	B3	B2	B1	B0		
	P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2	[1]	
	P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF <u>[1]</u>	1111 1111
	P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 <u>[1]</u>	0000 0000
oformation r	P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[1]	11x1 xx11
movided in t	P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[1]	00x0 xx00
All information provided in this document is subject	P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF <u>^[1]</u>	1111 1111
nt is subject	P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00 <u>[1]</u>	0000 0000
n lenal disclaim	P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03 <u>[1]</u>	xxxx xx11
laimere	P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[1]	xxxx xx00
	PCON	Power control register	87H	SMOD1	SMOD0	-	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000
	PCONA	Power control register A	B5H	RTCPD	DEEPD	VCPD	-	I2PD	SPPD	SPD	CCUPD	00 <u>[1]</u>	0000 0000
		Bit a	address	D7	D6	D5	D4	D3	D2	D1	D0		
	PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	0000 0000
© NYP B V 2010 ∆ll righte	PT0AD	Port 0 digital input disable	F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000x
All righte re	RSTSRC	Reset source register	DFH	-	BOIF	BOF	POF	R_BK	R_WD	R_SF	R_EX	[3]	
isen/e	RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 <u>[1][6]</u>	011x xx00

NXP Semiconductors

8-bit microcontroller with accelerated two-clock 80C51 core

P89LPC9321

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1 and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.

7.15.1 External interrupt inputs

The P89LPC9321 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.

These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode, if successive samples of the INTn pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC9321 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to <u>Section 7.18 "Power reduction modes"</u> for details.

7.16 I/O ports

The P89LPC9321 has four I/O ports: Port 0, Port 1, Port 2 and Port 3. Ports 0, 1, and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 7.

Table 7.	Number	of I/O	nins	available
	Number	01 1/0	pilla	available

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External RST pin supported	25
External clock input	No external reset (except during power-up)	25
	External RST pin supported	24
Low/medium/high speed oscillator (external crystal or	No external reset (except during power-up)	24
resonator)	External RST pin supported	23

7.16.1 Port configurations

All but three I/O port pins on the P89LPC9321 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin.

- 1. P1.5 (\overline{RST}) can only be an input and cannot be configured.
- 2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or open-drain.

7.16.1.1 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC9321 is a 3 V device, but the pins are 5 V-tolerant. In guasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to V_{DD} , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt trigger input that also has a glitch suppression circuit.

7.16.1.2 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to V_{DD} .

7.17.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. Enhanced brownout detection has 3 independent functions: BOD reset, BOD interrupt and BOD EEPROM/FLASH.

BOD reset is always on except in total power-down mode. It could not be disabled in software. BOD interrupt may be enabled or disabled in software. BOD EEPROM/FLASH is always on, except in power-down modes and could not be disabled in software.

BOD reset and BOD interrupt, each has four trip voltage levels. BOE1 bit (UCFG1.5) and BOE0 bit (UCFG1.3) are used as trip point configuration bits of BOD reset. BOICFG1 bit and BOICFG0 bit in register BODCFG are used as trip point configuration bits of BOD interrupt. BOD reset voltage should be lower than BOD interrupt trip point. BOD EEPROM/FLASH is used for flash/Data EEPROM programming/erase protection and has only 1 trip voltage of 2.4 V. Please refer to P89LPC9321 *User manual* for detail configurations.

If brownout detection is enabled the brownout condition occurs when V_{DD} falls below the brownout trip voltage and is negated when V_{DD} rises above the brownout trip voltage.

For correct activation of brownout detect, the V_{DD} rise and fall times must be observed. Please see <u>Table 10 "Static characteristics"</u> for specifications.

7.17.2 Power-on detection

The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially, before the power supply voltage reaches a level where brownout detect can work. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.

7.18 Power reduction modes

The P89LPC9321 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.

7.18.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

7.18.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC9321 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the data retention supply voltage V_{DDR} . This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after V_{DD} has been lowered to V_{DDR} , therefore it is highly recommended to wake-up the processor via reset in this case. V_{DD} must be raised to within the operating range before the Power-down mode is exited.

7.19.1 Reset vector

Following reset, the P89LPC9321 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the boot vector as the high byte of the address and the low byte of the address = 00H.

The boot address will be used if a UART break reset occurs, or the non-volatile boot status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see P89LPC9321 *User manual*). Otherwise, instructions will be fetched from address 0000H.

7.20 Timers/counters 0 and 1

The P89LPC9321 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (Modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

7.20.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

7.20.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

7.20.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.


7.20.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

7.20.5 Mode 6


In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

8-bit microcontroller with accelerated two-clock 80C51 core



7.22.7 Alternating output mode

In asymmetrical mode, the user can set up PWM channels A/B and C/D as alternating pairs for bridge drive control. In this mode the output of these PWM channels are alternately gated on every counter cycle.



7.22.8 PLL operation

The PWM module features a Phase Locked Loop that can be used to generate a CCUCLK frequency between 16 MHz and 32 MHz. At this frequency the PWM module provides ultrasonic PWM frequency with 10-bit resolution provided that the crystal frequency is 1 MHz or higher. The PLL is fed an input signal from 0.5 MHz to 1 MHz and generates an output signal of 32 times the input frequency. This signal is used to clock the timer. The user will have to set a divider that scales PCLK by a factor from 1 to 16. This divider is found in the SFR register TCR21. The PLL frequency can be expressed as shown in Equation 1:

PLL frequency =
$$\frac{\text{PCLK}}{(N+1)}$$

Where: N is the value of PLLDV3:0.

(1)

34 of 71

7.23.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in special function register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in <u>Section 7.23.5 "Baud</u> rate generator and selection").

7.23.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in special function register SCON, while the stop bit is not saved. The baud rate is programmable to either $\frac{1}{16}$ or $\frac{1}{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


7.23.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in Section 7.23.5 "Baud rate generator and selection").

7.23.5 Baud rate generator and selection

The P89LPC9321 enhanced UART has an independent baud rate generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see <u>Figure 12</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent baud rate generators use OSCCLK.



7.23.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

7.23.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

7.23.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SnBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).

7.23.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the TI interrupt is generated when the double buffer is ready to receive new data.

7.23.10 The 9th bit (bit 8) in double buffering (modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the TI interrupt.

If double buffering is enabled, TB **must** be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.

7.24 I²C-bus serial interface

The I²C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:


- Bidirectional data transfer between masters and slaves
- Multi master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I²C-bus may be used for test and diagnostic purposes.

A typical I²C-bus configuration is shown in <u>Figure 13</u>. The P89LPC9321 device provides a byte-oriented I²C-bus interface that supports data transfers up to 400 kHz.

NXP Semiconductors

P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core



7.26.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as $V_{ref(bg)}$, is 1.23 V \pm 10 %.

7.26.2 Comparator interrupt

Each comparator has an interrupt flag contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the flags to determine which comparator caused the interrupt.

7.26.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake-up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

7.27 KBI

The Keypad Interrupt function (KBI) is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks.

The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake-up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than six CCLKs.

7.28 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler can be the PCLK, the nominal 400 kHz watchdog oscillator or low speed crystal oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 20 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few μ s to a few seconds. Please refer to the P89LPC9321 *User manual* for more details.

8-bit microcontroller with accelerated two-clock 80C51 core

8. Limiting values

Table 9. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
T _{amb(bias)}	bias ambient temperature		-55	+125	°C
T _{stg}	storage temperature		-65	+150	°C
I _{OH(I/O)}	HIGH-level output current per input/output pin		-	20	mA
I _{OL(I/O)}	LOW-level output current per input/output pin		-	20	mA
II/Otot(max)	maximum total input/output current		-	100	mA
V _{xtal}	crystal voltage	on XTAL1, XTAL2 pin to $V_{\mbox{SS}}$	-	V _{DD} + 0.5	V
Vn	voltage on any other pin	except XTAL1, XTAL2 to V_{SS}	-0.5	+5.5	V
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{esd}	electrostatic discharge voltage	human body model; all pins	-3000	+3000	V
		charged device model; all pins	-700	+700	V

[1] The following applies to <u>Table 9</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

NXP Semiconductors

P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core

- [5] This specification can be applied to pins which have A/D input or analog comparator input functions when the pin is not being used for those analog functions. When the pin is being used as an analog input pin, the maximum voltage on the pin must be limited to 4.0 V with respect to V_{SS}.
- [6] Pin capacitance is characterized but not tested.
- [7] Measured with port in quasi-bidirectional mode.
- [8] Measured with port in high-impedance mode.
- [9] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when V₁ is approximately 2 V.

10. Dynamic characteristics

Table 11. Dynamic characteristics (12 MHz)

 $V_{DD} = 2.4$ V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C for industrial applications, unless otherwise specified.}$

Symbol	Parameter	Conditions	Varia	able clock	f _{osc} = '	Unit	
			Min	Max	Min	Max	
f _{osc(RC)}	internal RC oscillator frequency	nominal f = 7.3728 MHz trimmed to ± 1 % at T_{amb} = 25 °C; clock doubler option = OFF (default)	7.189	7.557	7.189	7.557	MHz
		nominal f = 14.7456 MHz; clock doubler option = ON, V_{DD} = 2.7 V to 3.6 V	14.378	15.114	14.378	15.114	MHz
f _{osc(WD)}	internal watchdog oscillator frequency	T _{amb} = 25 °C	380	420	380	420	kHz
f _{osc}	oscillator frequency		0	12	-	-	MHz
T _{cy(clk)}	clock cycle time	see Figure 22	83	-	-	-	ns
f _{CLKLP}	low-power select clock frequency		0	8	-	-	MHz
Glitch filte	r						
t _{gr}	glitch rejection time	P1.5/RST pin	-	50	-	50	ns
		any pin except P1.5/RST	-	15	-	15	ns
t _{sa}	signal acceptance time	P1.5/RST pin	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External c	lock						
t _{CHCX}	clock HIGH time	see Figure 22	33	${\sf T}_{{\sf cy}({\sf clk})}-{\sf t}_{{\sf CLCX}}$	33	-	ns
t _{CLCX}	clock LOW time	see Figure 22	33	${\sf T}_{{\sf cy}({\sf clk})}-{\sf t}_{{\sf CHCX}}$	33	-	ns
t _{CLCH}	clock rise time	see Figure 22	-	8	-	8	ns
t _{CHCL}	clock fall time	see <u>Figure 22</u>	-	8	-	8	ns
Shift regis	ter (UART mode 0)						
T _{XLXL}	serial port clock cycle time	see <u>Figure 21</u>	16T _{cy(clk)}	-	1333	-	ns
t _{QVXH}	output data set-up to clock rising edge time	see Figure 21	13T _{cy(clk)}	-	1083	-	ns
t _{XHQX}	output data hold after clock rising edge time	see Figure 21	-	$T_{cy(clk)}$ + 20	-	103	ns
t _{XHDX}	input data hold after clock rising edge time	see <u>Figure 21</u>	-	0	-	0	ns
t _{XHDV}	input data valid to clock rising edge time	see <u>Figure 21</u>	150	-	150	-	ns
SPI interfa	ice						
f _{SPI}	SPI operating frequency						
	slave		0	CCLK/6	0	2.0	MHz
	master		-	CCLK	-	3.0	MHz

8-bit microcontroller with accelerated two-clock 80C51 core

Table 12. Dynamic characteristics (18 MHz) ... continued

 V_{DD} = 3.0 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C for industrial applications, unless otherwise specified } \frac{[1][2]}{2}$

Symbol	Parameter	Conditions	Variab	ole clock	f _{osc} = 18 MHz		Unit
			Min	Max	Min	Max	
SPILEAD	SPI enable lead time	see <u>Figure 25</u> , <u>26</u>	1				
	slave		250	-	250	-	ns
SPILAG	SPI enable lag time	see Figure 25, 26					
	slave		250	-	250	-	ns
SPICLKH	SPICLK HIGH time	see Figure 23, 24, 25, 26					
	slave		³ /cclk	-	167	-	ns
	master		² / _{CCLK}	-	111	-	ns
SPICLKL	SPICLK LOW time	see Figure 23, 24, 25, 26					
	slave		³ ⁄CCLK	-	167	-	ns
	master		² /CCLK	-	111	-	ns
SPIDSU	SPI data set-up time	see <u>Figure 23, 24, 25, 26</u>					
	master or slave		100	-	100	-	ns
SPIDH	SPI data hold time	see <u>Figure 23, 24, 25, 26</u>					
	master or slave		100	-	100	-	ns
SPIA	SPI access time	see <u>Figure 25</u> , <u>26</u>					
	slave		0	80	0	80	ns
t _{SPIDIS}	SPI disable time	see <u>Figure 25,</u> <u>26</u>					
	slave		0	160	-	160	ns
SPIDV	SPI enable to output data valid time	see <u>Figure 23</u> , <u>24</u> , <u>25</u> , <u>26</u>					
	slave		-	160	-	160	ns
	master		-	111	-	111	ns
SPIOH	SPI output data hold time	see <u>Figure 23</u> , <u>24</u> , <u>25</u> , <u>26</u>	0	-	0	-	ns
SPIR	SPI rise time	see Figure 23, 24, 25, 26					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
SPIF	SPI fall time	see <u>Figure 23, 24, 25, 26</u>					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

8-bit microcontroller with accelerated two-clock 80C51 core




Fig 29. TSSOP28 package outline (SOT361-1)

All information provided in this document is subject to legal disclaimers.

14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
P89LPC9321 v.2	20101116	Product data sheet	-	P89LPC9321 v.1
Modifications:	• <u>Table 9</u> : U	pdated table.		
	• <u>Table 14</u> : l	Jpdated I _{LI} max value.		
	 Section 7.4 	4: Added low speed oscillato	r information.	
	Section 7.2	28: Added low speed oscillat	or information.	
	 Changed of 	data sheet status to Product.		
P89LPC9321 v.1	20081209	Product data sheet	-	-

8-bit microcontroller with accelerated two-clock 80C51 core

7.30.1	General description	46
7.30.2	Features	46
7.30.3	Flash organization	46
7.30.4	Using flash as data storage	47
7.30.5	Flash programming and erasing	47
7.30.6	ICP	47
7.30.7	IAP	47
7.30.8	ISP	48
7.30.9	Power-on reset code execution	48
7.30.10	Hardware activation of the boot loader	48
7.31	User configuration bytes	48
7.32	User sector security bytes	49
7.33	PGA	49
8	Limiting values	50
9	Static characteristics	51
10	Dynamic characteristics	54
10.1	Waveforms	58
10.2	ISP entry mode	60
11	Other characteristics	61
11.1	Comparator electrical characteristics	61
11.2	PGA electrical characteristics	62
12	Package outline	63
13	Abbreviations	66
14	Revision history	67
15	Legal information	68
15.1	Data sheet status	68
15.2	Definitions	68
15.3	Disclaimers	68
15.4	Trademarks	69
16	Contact information	69
17	Contents	70

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 November 2010 Document identifier: P89LPC9321