E·XFL

NXP USA Inc. - MC9328MX1CVM15R2 Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Details	
Product Status	Obsolete
Core Processor	ARM920T
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	150MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	LCD, Touch Panel
Ethernet	-
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	256-MAPBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9328mx1cvm15r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Signals and Connections

Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SIM_TX	Transmit Data
SIM_PD	Presence Detect Schmitt trigger input
SIM_SVEN	SIM Vdd Enable
	SPI 1 and SPI 2
SPI1_MOSI	Master Out/Slave In
SPI1_MISO	Slave In/Master Out
SPI1_SS	Slave Select (Selectable polarity)
SPI1_SCLK	Serial Clock
SPI1_SPI_RDY	Serial Data Ready
SPI2_TXD	SPI2 Master TxData Output—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the <i>MC9328MX1 Reference Manual</i> for information about how to bring this signal to the assigned pin.
SPI2_RXD	SPI2 Master RxData Input—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the <i>MC9328MX1 Reference Manual</i> for information about how to bring this signal to the assigned pin.
SPI2_SS	SPI2 Slave Select—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the <i>MC9328MX1 Reference Manual</i> for information about how to bring this signal to the assigned pin.
SPI2_SCLK	SPI2 Serial Clock—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the <i>MC9328MX1 Reference Manual</i> for information about how to bring this signal to the assigned pin.
	General Purpose Timers
TIN	Timer Input Capture or Timer Input Clock—The signal on this input is applied to both timers simultaneously.
TMR2OUT	Timer 2 Output
	USB Device
USBD_VMO	USB Minus Output
USBD_VPO	USB Plus Output
USBD_VM	USB Minus Input
USBD_VP	USB Plus Input
USBD_SUSPND	USB Suspend Output
USBD_RCV	USB Receive Data
USBD_ROE	USB OE
USBD_AFE	USB Analog Front End Enable
	Secure Digital Interface
SD_CMD	SD Command—If the system designer does not wish to make use of the internal pull-up, via the Pull-up enable register, a 4.7K–69K external pull up resistor must be added.

Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SD_CLK	MMC Output Clock
SD_DAT [3:0]	Data—If the system designer does not wish to make use of the internal pull-up, via the Pull-up enable register, a 50K–69K external pull up resistor must be added.
	Memory Stick Interface
MS_BS	Memory Stick Bus State (Output)—Serial bus control signal
MS_SDIO	Memory Stick Serial Data (Input/Output)
MS_SCLKO	Memory Stick Serial Clock (Input)—Serial protocol clock source for SCLK Divider
MS_SCLKI	Memory Stick External Clock (Output)—Test clock input pin for SCLK divider. This pin is only for test purposes, not for use in application mode.
MS_PI0	General purpose Input0—Can be used for Memory Stick Insertion/Extraction detect
MS_PI1	General purpose Input1—Can be used for Memory Stick Insertion/Extraction detect
	UARTs – IrDA/Auto-Bauding
UART1_RXD	Receive Data
UART1_TXD	Transmit Data
UART1_RTS	Request to Send
UART1_CTS	Clear to Send
UART2_RXD	Receive Data
UART2_TXD	Transmit Data
UART2_RTS	Request to Send
UART2_CTS	Clear to Send
UART2_DSR	Data Set Ready
UART2_RI	Ring Indicator
UART2_DCD	Data Carrier Detect
UART2_DTR	Data Terminal Ready
UART3_RXD	Receive Data
UART3_TXD	Transmit Data
UART3_RTS	Request to Send
UART3_CTS	Clear to Send
UART3_DSR	Data Set Ready
UART3_RI	Ring Indicator
UART3_DCD	Data Carrier Detect
UART3_DTR	Data Terminal Ready
	Serial Audio Port – SSI (configurable to I ² S protocol)
SSI_TXDAT	Transmit Data
SSI_RXDAT	Receive Data

reescale Semiconductor

I/O Supply Voltage	BGA	A		Alternate		GPIO					RESE		
	Pin	Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
NVDD4	F6	SIM_RST	0		SSI_TXFS	I/O	PB18	69K				Pull-H	PB18
NVDD4	G6	SIM_RX	I		SSI_TXDAT	0	PB17	69K				Pull-H	PB17
NVDD4	B4	SIM_TX	I/O		SSI_RXDAT	I	PB16	69K				Pull-H	PB16
NVDD4	C4	SIM_PD	I		SSI_RXCLK	I/O	PB15	69K				Pull-H	PB15
NVDD4	D4	SIM_SVEN	0		SSI_RXFS	I/O	PB14	69K				Pull-H	PB14
NVDD4	B3	SD_CMD	I/O		MS_BS	0	PB13	69K				Pull-H	PB13
NVDD4	A3	SD_CLK	0		MS_SCLKO	0	PB12	69K				Pull-H	PB12
NVDD4	A2	SD_DAT3	I/O		MS_SDIO	I/O	PB11	69K (pull down)				Pull-L	PB11
NVDD4	E5	SD_DAT2	I/O		MS_SCLKI	I	PB10	69K				Pull-H	PB10
NVDD4	B2	SD_DAT1	I/O		MS_PI1	I	PB9	69K				Pull-H	PB9
NVDD4	C3	SD_DAT0	I/O		MS_PI0	1	PB8	69K				Pull-H	PB8

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

After reset, CS0 goes H/L depends on BOOT[3:0].
 Need external circuitry to drive the signal.
 Need external pull-up.
 External resistor is needed.

⁵ Need external pull-up or pull-down.

⁶ ASP signals are clamped by AVDD2 to prevent ESD (electrostatic discharge) damage. AVDD2 must be greater than QVDD to keep diodes reverse-biased.



Number or Symbol	Parameter	Min	Typical	Max	Unit
Sidd ₄	Standby current (Core = 150 MHz, QVDD = 2.0V, temp = 55°C)	-	60	-	μA
V _{IH}	Input high voltage	0.7V _{DD}	_	Vdd+0.2	V
V _{IL}	Input low voltage	-	-	0.4	V
V _{OH}	Output high voltage (I _{OH} = 2.0 mA)	0.7V _{DD}	-	Vdd	V
V _{OL}	Output low voltage (I _{OL} = -2.5 mA)	-	-	0.4	V
Ι _{ΙL}	Input low leakage current (V _{IN} = GND, no pull-up or pull-down)	-	-	±1	μA
IIH	Input high leakage current $(V_{IN} = V_{DD}, no pull-up or pull-down)$	-	-	±1	μA
IOH	Output high current ($V_{OH} = 0.8V_{DD}$, $V_{DD} = 1.8V$)	4.0	-	-	mA
I _{OL}	Output low current ($V_{OL} = 0.4V, V_{DD} = 1.8V$)	-4.0	-	-	mA
I _{OZ}	Output leakage current (V _{out} = V _{DD} , output is high impedance)	-	-	±5	μA
Ci	Input capacitance	-	_	5	pF
Co	Output capacitance	-	-	5	pF

Table 6. Maximum and Minimum DC Characteristics (Continued)

3.5 AC Electrical Characteristics

The AC characteristics consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of other signals. All timing specifications are specified at a system operating frequency from 0 MHz to 96 MHz (core operating frequency 150 MHz) with an operating supply voltage from $V_{DD\,min}$ to $V_{DD\,max}$ under an operating temperature from T_L to T_H . All timing is measured at 30 pF loading.

Table 7. Tristate Signal Timing

Pin	Parameter	Minimum	Maximum	Unit
TRISTATE	Time from TRISTATE activate until I/O becomes Hi-Z	Ι	20.8	ns

Table 8	. 32k/16M	Oscillator	Signal	Timing
---------	-----------	------------	--------	--------

Parameter	Minimum	RMS	Maximum	Unit
EXTAL32k input jitter (peak to peak)	-	5	20	ns
EXTAL32k startup time	800	_	_	ms



Parameter	Minimum	RMS	Maximum	Unit
EXTAL16M input jitter (peak to peak) ¹	_	TBD	TBD	_
EXTAL16M startup time ¹	TBD	_	-	_

Table 8. 32k/16M Oscillator S	Signal Timing	(Continued)
-------------------------------	---------------	-------------

¹ The 16 MHz oscillator is not recommended for use in new designs.

4 Functional Description and Application Information

This section provides the electrical information including and timing diagrams for the individual modules of the i.MX1.

4.1 Embedded Trace Macrocell

All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM920T processor's TAP controller, and is assigned scan chain 6. The scan chain consists of a 40-bit shift register comprised of the following:

- 32-bit data field
- 7-bit address field
- A read/write bit

The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit.

A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in Figure 2. See Table 9 for the ETM9 timing parameters used in Figure 2.




Figure 2. Trace Port Timing Diagram



Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
Phase jitter (p-p)	Integer MF, FPL mode, Vcc=1.8V	-	1.0 (10%)	1.5	ns
Power supply voltage	-	1.7	_	2.5	V
Power dissipation	FOL mode, integer MF, f _{dck} = MHz, Vcc = 1.8V	-	_	4	mW

Table 10. DPLL Specifications (Continued)

4.3 Reset Module

The timing relationships of the Reset module with the POR and RESET_IN are shown in Figure 3 and Figure 4.

NOTE

Be aware that NVDD must ramp up to at least 1.8V before QVDD is powered up to prevent forward biasing.




Figure 3. Timing Relationship with POR



Functional Description and Application Information






Figure 10. WSC = 1, A.HALF/E.HALF









Functional Description and Application Information








Functional Description and Application Information








4.6.4 Gain Error Calculations

Gain error calculations are made using the information in this section.



Assuming the offset remains unchanged, the mapping is rotated around y-intercept to determine the maximum gain allowed. This occurs when the sample at 1800mV has just reached the ceiling of the 16-bit range, 65535.

Maximum Offset G_{max},

G_{max}

Gain Error G_{r.}

G_r

= (65535 - 32767) / 1800= 18.20 = (G_{max} - G₀) / G₀ * 100% = (18.20 - 13.65) / 13.65 * 100%

 $= (65535 - C_0) / 1800$

= 33%


4.7 Bluetooth Accelerator

CAUTION

On-chip accelerator hardware is not supported by software. An external Bluetooth chip interfaced to a UART is recommended.


The Bluetooth Accelerator (BTA) radio interface supports the Wireless RF Transceiver, MC13180 using an SPI interface. This section provides the data bus timing diagrams and SPI interface timing diagrams shown in Figure 37 and Figure 38, and the associated parameters shown in Table 22 and Table 23.





The stop transmission command may occur when the card is in different states. Figure 52 shows the different scenarios on the bus.





4.11 Memory Stick Host Controller

The Memory Stick protocol requires three interface signal line connections for data transfers: MS_BS, MS_SDIO, and MS_SCLKO. Communication is always initiated by the MSHC and operates the bus in either four-state or two-state access mode.

The MS_BS signal classifies data on the SDIO into one of four states (BS0, BS1, BS2, or BS3) according to its attribute and transfer direction. BS0 is the INT transfer state, and during this state no packet transmissions occur. During the BS1, BS2, and BS3 states, packet communications are executed. The BS1, BS2, and BS3 states are regarded as one packet length and one communication transfer is always completed within one packet length (in four-state access mode).

The Memory Stick usually operates in four state access mode and in BS1, BS2, and BS3 bus states. When an error occurs during packet communication, the mode is shifted to two-state access mode, and the BS0 and BS1 bus states are automatically repeated to avoid a bus collision on the SDIO.






Figure 58. SDRAM Write Cycle Timing Diagram

Ref No.	Parameter	1.8 ±	0.1 V	3.0 ±	Unit	
nei No.	Falameter	Minimum	Maximum	Minimum	Maximum	Onit
1	SDRAM clock high-level width	2.67	-	4	-	ns
2	SDRAM clock low-level width	6	_	4	-	ns
3	SDRAM clock cycle time	11.4	-	10	_	ns
4	Address setup time	3.42	-	3	-	ns
5	Address hold time	2.28	_	2	-	ns
6	Precharge cycle period ¹	t _{RP} ²	-	t _{RP2}	_	ns
7	Active to read/write command delay	t _{RCD2}	-	t _{RCD2}	_	ns
8	Data setup time	4.0	-	2	-	ns
9	Data hold time	2.28	-	2	-	ns

Table 34. SDRAM Write Timing Parameter Table

¹ Precharge cycle timing is included in the write timing diagram.

² t_{RP} and t_{RCD} = SDRAM clock cycle time. These settings can be found in the *MC9328MX1 reference manual*.








Figure 67. SSI Receiver External Clock Timing Diagram

D. (N)	Dexemptor	1.8 ±	0.1 V	3.0 ±			
Ref No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit	
	Internal Clock Operation ¹ (P	ort C Primar	y Function ²)				
1	STCK/SRCK clock period ¹	95	_	83.3	_	ns	
2	STCK high to STFS (bl) high ³	1.5	4.5	1.3	3.9	ns	
3	SRCK high to SRFS (bl) high ³	-1.2	-1.7	-1.1	-1.5	ns	
4	STCK high to STFS (bl) low ³	2.5	4.3	2.2	3.8	ns	
5	SRCK high to SRFS (bl) low ³	0.1	-0.8	0.1	-0.8	ns	
6	STCK high to STFS (wl) high ³	1.48	4.45	1.3	3.9	ns	
7	SRCK high to SRFS (wl) high ³	-1.1	-1.5	-1.1	-1.5	ns	
8	STCK high to STFS (wl) low ³	2.51	4.33	2.2	3.8	ns	
9	SRCK high to SRFS (wl) low ³	0.1	-0.8	0.1	-0.8	ns	
10	STCK high to STXD valid from high impedance	14.25	15.73	12.5	13.8	ns	
11a	STCK high to STXD high	0.91	3.08	0.8	2.7	ns	
11b	STCK high to STXD low	0.57	3.19	0.5	2.8	ns	
12	STCK high to STXD high impedance	12.88	13.57	11.3	11.9	ns	
13	SRXD setup time before SRCK low	21.1	-	18.5	-	ns	
14	SRXD hold time after SRCK low	0	-	0	_	ns	
	External Clock Operation (P	ort C Primar	y Function ²)				
15	STCK/SRCK clock period ¹	92.8	_	81.4	_	ns	
16	STCK/SRCK clock high period	27.1	_	40.7	_	ns	
17	STCK/SRCK clock low period	61.1	-	40.7	_	ns	

Table 39. SSI (Port C Primary Function) Timing Parameter Table



Ref No.	Boremeter	1.8 ±	0.1 V	3.0 ±	Unit	
	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns
19	SRCK high to SRFS (bl) high ³	-	92.8	0	81.4	ns
20	STCK high to STFS (bl) low ³	-	92.8	0	81.4	ns
21	SRCK high to SRFS (bl) low ³	-	92.8	0	81.4	ns
22	STCK high to STFS (wl) high ³	-	92.8	0	81.4	ns
23	SRCK high to SRFS (wl) high ³	-	92.8	0	81.4	ns
24	STCK high to STFS (wl) low ³	-	92.8	0	81.4	ns
25	SRCK high to SRFS (wl) low ³	-	92.8	0	81.4	ns
26	STCK high to STXD valid from high impedance	18.01	28.16	15.8	24.7	ns
27a	STCK high to STXD high	8.98	18.13	7.0	15.9	ns
27b	STCK high to STXD low	9.12	18.24	8.0	16.0	ns
28	STCK high to STXD high impedance	18.47	28.5	16.2	25.0	ns
29	SRXD setup time before SRCK low	1.14	-	1.0	_	ns
30	SRXD hole time after SRCK low	0	-	0	-	ns
	Synchronous Internal Clock Oper	ration (Port C	Primary Fund	ction ²)		
31	SRXD setup before STCK falling	15.4	_	13.5	_	ns
32	SRXD hold after STCK falling	0	-	0	_	ns
	Synchronous External Clock Ope	ration (Port C	Primary Fun	ction ²)	•	L
33	SRXD setup before STCK falling	1.14	_	1.0	-	ns
34	SRXD hold after STCK falling	0	_	0	-	ns

Table 39. SSI (Port C Primary Function) Timing Parameter Table (Continued)

¹ All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

² There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as input, the SSI module selects the input based on status of the FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.

³ bl = bit length; wl = word length.



Ref	_	1.8 ±	0.1 V	3.0 ±		
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
	Internal Clock Operati	on ¹ (Port B Alt	ernate Functio	on ²)		
1	STCK/SRCK clock period ¹	95	_	83.3	_	ns
2	STCK high to STFS (bl) high ³	1.7	4.8	1.5	4.2	ns
3	SRCK high to SRFS (bl) high ³	-0.1	1.0	-0.1	1.0	ns
4	STCK high to STFS (bl) low ³	3.08	5.24	2.7	4.6	ns
5	SRCK high to SRFS (bl) low ³	1.25	2.28	1.1	2.0	ns
6	STCK high to STFS (wl) high ³	1.71	4.79	1.5	4.2	ns
7	SRCK high to SRFS (wl) high ³	-0.1	1.0	-0.1	1.0	ns
8	STCK high to STFS (wl) low ³	3.08	5.24	2.7	4.6	ns
9	SRCK high to SRFS (wI) low ³	1.25	2.28	1.1	2.0	ns
10	STCK high to STXD valid from high impedance	14.93	16.19	13.1	14.2	ns
11a	STCK high to STXD high	1.25	3.42	1.1	3.0	ns
11b	STCK high to STXD low	2.51	3.99	2.2	3.5	ns
12	STCK high to STXD high impedance	12.43	14.59	10.9	12.8	ns
13	SRXD setup time before SRCK low	20	_	17.5	_	ns
14	SRXD hold time after SRCK low	0	_	0	_	ns
	External Clock Operat	tion (Port B Alt	ernate Functio	on ²)		
15	STCK/SRCK clock period ¹	92.8	_	81.4	_	ns
16	STCK/SRCK clock high period	27.1	_	40.7	_	ns
17	STCK/SRCK clock low period	61.1	_	40.7	_	ns
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns
19	SRCK high to SRFS (bl) high ³	_	92.8	0	81.4	ns
20	STCK high to STFS (bl) low ³	_	92.8	0	81.4	ns
21	SRCK high to SRFS (bl) low ³	_	92.8	0	81.4	ns
22	STCK high to STFS (wl) high ³	_	92.8	0	81.4	ns
23	SRCK high to SRFS (wl) high ³	_	92.8	0	81.4	ns
24	STCK high to STFS (wl) low ³	-	92.8	0	81.4	ns
25	SRCK high to SRFS (wl) low ³	-	92.8	0	81.4	ns
26	STCK high to STXD valid from high impedance	18.9	29.07	16.6	25.5	ns
27a	STCK high to STXD high	9.23	20.75	8.1	18.2	ns
27b	STCK high to STXD low	10.60	21.32	9.3	18.7	ns

Table 40. SSI (Port B Alternate Function) Timing Parameter Table



96

5 Pin-Out and Package Information

Table 44 illustrates the package pin assignments for the 256-pin MAPBGA package. For a complete listing of signals, see the Signal Multiplexing Table 3 on page 11.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	NVSS	SD_DAT3	SD_CLK	NVSS	USBD_ AFE	NVDD4	NVSS	UART1_ RTS	UART1_ RXD	NVDD3	BT5	BT3	QVDD4	RVP	UIP	N.C.	Α
в	A24	SD_DAT1	SD_CMD	SIM_TX	USBD_ ROE	USBD_VP	SSI_RXCLK	SSI_TXCLK	SPI1_ SCLK	BT11	BT7	BT1	QVSS	RVM	UIN	N.C.	в
с	A23	D31	SD_DAT0	SIM_PD	USBD_ RCV	UART2_ CTS	UART2_ RXD	SSI_ RXFS	UART1_ TXD	BTRFGND	BT8	BTRFVDD	N.C.	AVDD2 ¹	VSS	R1B	с
D	A22	D30	D29	SIM_SVEN	USBD_ SUSPND	USBD_ VPO	USBD_ VMO	SSI_RXDAT	SPI1_ SPI_RDY	BT13	BT6	N.C.	N.C.	N.C.	R1A	R2B	D
Е	A20	A21	D28	D26	SD_DAT2	USBD_VM	UART2_ RTS	SSI_TXDAT	SPI1_SS	BT12	BT4	N.C.	N.C.	PY2	PX2	R2A	Е
F	A18	D27	D25	A19	A16	SIM_RST	UART2_ TXD	SSI_TXFS	SPI1_ MISO	BT10	BT2	REV	PY1	PX1	LSCLK	SPL_SPR	F
G	A15	A17	D24	D23	D21	SIM_RX	SIM_CLK	UART1_ CTS	SPI1_ MOSI	BT9	CLS	CONTRAST	ACD/OE	LP/ HSYNC	FLM/ VSYNC	LD1	G
н	A13	D22	A14	D20	NVDD1	NVDD1	NVSS	QVSS	QVDD1	PS	LD0	LD2	LD4	LD5	LD9	LD3	н
J	A12	A11	D18	D19	NVDD1	NVDD1	NVSS	NVDD1	NVSS	NVSS	LD6	LD7	LD8	LD11	QVDD3	QVSS	J
к	A10	D16	A9	D17	NVDD1	NVSS	NVSS	NVDD1	NVDD2	NVDD2	LD10	LD12	LD13	LD14	TMR2OUT	LD15	к
L	A8	A7	D13	D15	D14	NVDD1	NVSS	CAS	ТСК	TIN	PWMO	CSI_MCLK	CSI_D0	CSI_D1	CSI_D2	CSI_D3	L
м	A5	D12	D11	A6	SDCLK	NVSS	RW	MA10	RAS	RESET_IN	BIG_ ENDIAN	CSI_D4	CSI_ HSYNC	CSI_VSYNC	CSI_D6	CSI_D5	м
N	A4	EB1	D10	D7	A0	D4	PA17	D1	DQM1	RESET_SF ²	RESET_ OUT	BOOT2	CSI_ PIXCLK	CSI_D7	TMS	TDI	N
Ρ	A3	D9	EB0	CS3	D6	ECB	D2	D3	DQM3	SDCKE1	BOOT3	BOOT0	TRST	I2C_SCL	I2C_SDA	XTAL32K	Р
R	EB2	EB3	A1	CS4	D8	D5	LBA	BCLK ³	D0	DQM0	SDCKE0	POR	BOOT1	TDO	QVDD2	EXTAL32K	R
т	NVSS	A2	ŌĒ	CS5	CS2	CS1	CS0	MA11	DQM2	SDWE	CLKO	AVDD1	TRISTATE	EXTAL16M	XTAL16M	QVSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Table 44. i.MX1 256 MAPBGA Pin Assignments

¹ ASP signals are clamped by AVDD2 to prevent ESD (Electrostatic Discharge) damage. AVDD2 must be greater than QVDD to keep diodes reversed-biased.

 $^{2}\;$ This signal is not used and should be floated in an actual application.

³ burst clock



NOTES



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9328MX1 Rev. 7 12/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM and the ARM POWERED logo are the registered trademarks of ARM Limited. ARM9, ARM920T, and ARM9TDMI are the trademarks of ARM Limited. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

