# E·XFL



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	ARM920T
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	150MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	LCD, Touch Panel
Ethernet	-
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	-30°C ~ 70°C (TA)
Security Features	-
Package / Case	256-MAPBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9328mx1dvm15r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Signal Name	Function/Notes							
SDIBA [3:0]	SDRAM interleave addressing mode bank address multiplexed with address signals A [19:16]. These signals are logically equivalent to core address p_addr [12:9] in SDRAM cycles.							
MA [11:10]	SDRAM address signals							
MA [9:0]	SDRAM address signals which are multiplexed with address signals A [10:1]. MA [9:0] are selected on SDRAM cycles.							
DQM [3:0]	SDRAM data enable							
CSD0	SDRAM Chip-select signal which is multiplexed with the $\overline{CS2}$ signal. These two signals are selectable by programming the system control register.							
CSD1	SDRAM Chip-select signal which is multiplexed with $\overline{CS3}$ signal. These two signals are selectable by programming the system control register. By default, $\overline{CSD1}$ is selected, so it can be used as boot chip-select by properly configuring BOOT [3:0] input pins.							
RAS	SDRAM Row Address Select signal							
CAS	SDRAM Column Address Select signal							
SDWE	SDRAM Write Enable signal							
SDCKE0	SDRAM Clock Enable 0							
SDCKE1	SDRAM Clock Enable 1							
SDCLK	SDRAM Clock							
RESET_SF	Not Used							
	Clocks and Resets							
EXTAL16M	Crystal input (4 MHz to 16 MHz), or a 16 MHz oscillator input when the internal oscillator circuit is shut down.							
XTAL16M	Crystal output							
EXTAL32K	32 kHz crystal input							
XTAL32K	32 kHz crystal output							
CLKO	Clock Out signal selected from internal clock signals.							
RESET_IN	Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module and the clock control module) are reset.							
RESET_OUT	Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out.							
POR	Power On Reset—Internal active high Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event.							
	JTAG							
TRST	Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller.							
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.							
TDI	Serial Input for test instructions and data. Sampled on the rising edge of TCK.							
ТСК	Test Clock to synchronize test logic and control register access through the JTAG port.							
TMS	Test Mode Select to sequence the JTAG test controller's state machine. Sampled on the rising edge of TCK.							



reescale Semiconductor

I/O Supply	BGA	Pr	imary		Alternate				GPI	0		RESE	Defeuit
Voltage	Pin	Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
NVDD1	N1	A4	0									L	
NVDD1	М3	D11	I/O	69K								Pull-H	
NVDD1	P3	EB0	0									н	
NVDD1	N3	D10	I/O	69K								Pull-H	
NVDD1	P1	A3	0									L	
NVDD1	N2	EB1	0									н	
NVDD1	P2	D9	I/O	69K								Pull-H	
NVDD1	R1	EB2	0									Н	
	M6	VSS	Static										
NVDD1	H6	NVDD1	Static										
NVDD1	T2	A2	0									L	
NVDD1	R2	EB3	0									н	
NVDD1	R5	D8	I/O	69K								Pull-H	
NVDD1	Т3	ŌĒ	0									Н	
NVDD1	R3	A1	0									L	
NVDD1	T4	CS5	0				PA23	69K				Pull-H	PA23
NVDD1	N4	D7	I/O	69K								Pull-H	
NVDD1	R4	CS4	0				PA22	69K				Pull-H	PA22
NVDD1	N5	A0	0				PA21	69K				L	A0
NVDD1	P4	CS3	0		CSD1							н	CSD1
NVDD1	P5	D6	I/O	69K								Pull-H	
NVDD1	T5	CS2	0		CSD0							н	CSD0
	H7	VSS	Static										
NVDD1	J6	NVDD1	Static										
NVDD1	M5	SDCLK	0									н	

# Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

13

# Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

I/O Supply	BGA	Pri	Primary Alternate GPIO						RESE	Default			
Voltage	Pin	Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
NVDD1	Т6	CS1	0									Н	
NVDD1	T7	CS0	0									H <sup>1</sup>	
NVDD1	R6	D5	I/O	69K								Pull-H	
NVDD1	P6	ECB	I		ETMTRACEPKT7		PA20	69K				Pull-H	ECB
NVDD1	N6	D4	I/O	69K								Pull-H	
NVDD1	R7	LBA	0		ETMTRACEPKT6		PA19	69K				н	LBA
NVDD1	P8	D3	I/O	69K								Pull-H	
NVDD1	R8	BCLK			ETMTRACEPKT5		PA18	69K				L	BCLK
NVDD1	P7	D2	I/O	69K								Pull-H	
	J7	VSS	Static										
NVDD1	L6	NVDD1	Static										
NVDD1	N7	DTACK	I		ETMTRACEPKT4		PA17	69K	SPI2_SS	A25		Pull-H	PA17
NVDD1	N8	D1	I/O	69K								Pull-H	
NVDD1	M7	RW										н	
NVDD1	Т8	MA11	0									L	
NVDD1	M8	MA10	0									L	
NVDD1	R9	D0	I/O	69K								Pull-H	
	K7	VSS	Static										
NVDD1	P9	DQM3	0									L	
NVDD1	Т9	DQM2	0									L	
NVDD1	N9	DQM1	0									L	
NVDD1	R10	DQM0	0									L	
NVDD1	M9	RAS	0									н	
NVDD1	L8	CAS	0									Н	
NVDD1	J8	NVDD1	Static										

ŗ	5	2	
ς	-	)	
		C	80

# Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

I/O Supply	BGA	Prin	Primary Alternate GPIO						RESE	Default			
Voltage	Pin	Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
NVDD3	C9	UART1_TXD	0				PC11	69K				Pull-H	PC11
NVDD3	A8	UART1_RTS	I				PC10	69K				Pull-H	PC10
NVDD3	G8	UART1_CTS	0				PC9	69K				Pull-H	PC9
NVDD3	B8	SSI_TXCLK	I/O				PC8	69K				Pull-H	PC8
NVDD3	F8	SSI_TXFS	I/O				PC7	69K				Pull-H	PC7
NVDD3	E8	SSI_TXDAT	0				PC6	69K				Pull-H	PC6
NVDD3	D8	SSI_RXDAT	I				PC5	69K				Pull-H	PC5
NVDD3	B7	SSI_RXCLK	I/O				PC4	69K				Pull-H	PC4
NVDD3	C8	SSI_RXFS	I/O				PC3	69K				Pull-H	PC3
	A7	VSS	Static										
NVDD4	C7	UART2_RXD	I				PB31	69K				Pull-H	PB31
NVDD4	F7	UART2_TXD	0				PB30	69K				Pull-H	PB30
NVDD4	E7	UART2_RTS	I				PB29	69K				Pull-H	PB29
NVDD4	C6	UART2_CTS	0				PB28	69K				Pull-H	PB28
NVDD4	D7	USBD_VMO	0				PB27	69K				Pull-H	PB27
NVDD4	D6	USBD_VPO	0				PB26	69K				Pull-H	PB26
NVDD4	E6	USBD_VM	I				PB25	69K				Pull-H	PB25
NVDD4	B6	USBD_VP	I				PB24	69K				Pull-H	PB24
NVDD4	D5	USBD_SUSPND	0				PB23	69K				Pull-H	PB23
NVDD4	C5	USBD_RCV	I/O				PB22	69K				Pull-H	PB22
NVDD4	B5	USBD_ROE	0				PB21	69K				Pull-H	PB21
NVDD4	A5	USBD_AFE	0				PB20	69K				Pull-H	PB20
	A4	VSS	Static										
NVDD4	A6	NVDD4	Static										
NVDD4	G7	SIM_CLK	0		SSI_TXCLK	I/O	PB19	69K				Pull-H	PB19

Signals and Connections



in the system, these Bluetooth pins can be used as general purpose I/O pins and BTRFVDD can be used as other NVDD pins.

For more information about I/O pads grouping per VDD, please refer to Table 2 on page 4.

Symbol	Rating	Minimum	Maximum	Unit
T <sub>A</sub>	Operating temperature range MC9328MX1VM20\MC9328MX1VM15	0	70	°C
T <sub>A</sub>	Operating temperature range MC9328MX1DVM20\MC9328MX1DVM15	-30	70	°C
T <sub>A</sub>	Operating temperature range MC9328MX1CVM15	-40	85	°C
NVDD	I/O supply voltage (if using MSHC, CSI, SPI, BTA, LCD, and USBd which are only 3 V interfaces)	2.70	3.30	V
NVDD	I/O supply voltage (if not using the peripherals listed above)	1.70	3.30	V
QVDD	Internal supply voltage (Core = 150 MHz)	1.70	1.90	V
QVDD	Internal supply voltage (Core = 200 MHz)	1.80	2.00	V
AVDD	Analog supply voltage	1.70	3.30	V

### Table 5. Recommended Operating Range

# 3.3 Power Sequence Requirements

For required power-up and power-down sequencing, please refer to the "Power-Up Sequence" section of application note AN2537 on the i.MX applications processor website.

# 3.4 DC Electrical Characteristics

Table 6 contains both maximum and minimum DC characteristics of the i.MX1 processor.

Number or Symbol	Parameter	Min	Typical	Мах	Unit
юр	Full running operating current at 1.8V for QVDD, 3.3V for NVDD/AVDD (Core = 96 MHz, System = 96 MHz, MPEG4 decoding playback from external memory card to both external SSI audio decoder and driving TFT display panel, and OS with MMU enabled memory system is running on external SDRAM).	_	QVDD at 1.8V = 120mA; NVDD+AVDD at 3.0V = 30mA	_	mA
Sidd <sub>1</sub>	Standby current (Core = 150 MHz, QVDD = 1.8V, temp = 25°C)	-	25	-	μA
Sidd <sub>2</sub>	Standby current (Core = 150 MHz, QVDD = 1.8V, temp = 55°C)	-	45	-	μA
Sidd <sub>3</sub>	Standby current (Core = 150 MHz, QVDD = 2.0V, temp = 25°C)	-	35	-	μA

Table 6. Maximum and Minimum DC Characteristics



## 4.4.2.1 WAIT Read Cycle without DMA



Table 13. WAIT Read Cycle without DMA: WSC = 111111, DTACK\_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ± 0	Unit	
Number	Characteristic	Minimum	Maximum	
1	OE and EB assertion time	See note 2	-	ns
2	CS5 pulse width	3Т	-	ns
3	OE negated to address inactive	56.81	-	ns
4	Wait asserted after $\overline{OE}$ asserted	-	1020T	ns
5	Wait asserted to $\overline{OE}$ negated	2T+2.2	3T+7.17	ns
6	Data hold timing after $\overline{OE}$ negated	T-1.86	-	ns
7	Data ready after wait asserted	0	Т	ns
8	OE negated to CS negated	1.5T+0.24	1.5T+0.85	ns
9	OE negated after EB negated	0.5	1.5	ns
10	Become low after CS5 asserted	0	1019T	ns
11	Wait pulse width	1T	1020T	ns

Note:

1. <u>T is the sys</u>tem clock period. (For 96 MHz system clock, T=10.42 ns)

2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.

3. Address becomes valid and  $\overline{CS}$  asserts at the start of read access cycle.

4. The external wait input requirement is eliminated when  $\overline{CS5}$  is programmed to use internal wait state.



**Functional Description and Application Information** 

### Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK\_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V				
		Minimum	Maximum	onic		
12	Wait pulse width	1T	1020T	ns		
Mater	•			•		

Note:

1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)

2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.

3. Address becomes valid and CS asserts at the start of read access cycle.

4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.

# 4.4.2.3 WAIT Write Cycle without DMA



Figure 8. WAIT Write Cycle without DMA

### Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK\_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ± 0.3 V				
Number	Unaracteristic	Minimum	Maximum	Onic		
1	CS5 assertion time	See note 2	-	ns		
2	EB assertion time	See note 2	-	ns		
3	CS5 pulse width	3Т	-	ns		
4	$\overline{\text{RW}}$ negated before $\overline{\text{CS5}}$ is negated	2.5T-0.29	2.5T+0.68	ns		
5	RW negated to Address inactive	67.28	-	ns		
6	Wait asserted after $\overline{CS5}$ asserted	_	1020T	ns		









#### **Functional Description and Application Information**







Functional Description and Application Information







**Functional Description and Application Information** 









# 4.6.2 Gain Calculations

The ideal mapping of input voltage to output digital sample is defined as follows:



In general, the mapping function is:

S = G \* V + C

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain  $G_0 = 65535 / 4800 = 13.65 \text{mV}^{-1}$ Nominal Offset  $C_0 = 65535 / 2 = 32767$ 

# 4.6.3 Offset Calculations

The ideal mapping of input voltage to output digital sample is defined as:





In general, the mapping function is:

S = G \* V + C

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain  $G_0 = 65535 / 4800 = 13.65 \text{mV}^{-1}$ Nominal Offset  $C_0 = 65535 / 2 = 32767$ 



#### Functional Description and Application Information

Pof No.	Parameter	3.0 ± 0	Unit	
nei NO.	Farameter	Minimum	Maximum	Unit
1	SPI_RDY to SS output low	2T <sup>1</sup>	-	ns
2	SS output low to first SCLK edge	3 • Tsclk <sup>2</sup>	_	ns
3	Last SCLK edge to SS output high	2 • Tsclk	-	ns
4	SS output high to SPI_RDY low	0	-	ns
5	SS output pulse width	Tsclk + WAIT <sup>3</sup>	_	ns
6	SS input low to first SCLK edge	Т	_	ns
7	SS input pulse width	т	_	ns

### Table 24. Timing Parameter Table for Figure 39 through Figure 43

<sup>1</sup> T = CSPI system clock period (PERCLK2).

<sup>2</sup> Tsclk = Period of SCLK.

<sup>3</sup> WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.



Figure 44. SPI SCLK Timing Diagram

### Table 25. Timing Parameter Table for SPI SCLK

Ref No	Parameter	3.0 ± 0	Unit	
ner no.	r urumeter	Minimum	Maximum	onne
8	SCLK frequency	0	10	MHz
9	SCLK pulse width	100	-	ns

# 4.9 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *MC9328MX1 Reference Manual*.



Figure 45. SCLK to LD Timing Diagram



Ref	Parameter	1.8 ±	: 0.1 V	3.0 ±	Unit	
No.	Falancici	Minimum	Maximum	Minimum	Maximum	Onit
1	CLK frequency at Data transfer Mode (PP) <sup>1</sup> —10/30 cards	0	25/5	0	25/5	MHz
2	CLK frequency at Identification Mode <sup>2</sup>	0	400	0	400	kHz
3a	Clock high time <sup>1</sup> —10/30 cards	6/33	-	10/50	_	ns
3b	Clock low time <sup>1</sup> —10/30 cards	15/75	-	10/50	_	ns
4a	Clock fall time <sup>1</sup> —10/30 cards	-	10/50 (5.00) <sup>3</sup>	_	10/50	ns
4b	Clock rise time <sup>1</sup> —10/30 cards	-	14/67 (6.67) <sup>3</sup>	_	10/50	ns
5a	Input hold time <sup>3</sup> —10/30 cards	10.3/10.3	-	9/9	_	ns
5b	Input setup time <sup>3</sup> —10/30 cards	10.3/10.3	-	9/9	_	ns
6a	Output hold time <sup>3</sup> —10/30 cards	5.7/5.7	-	5/5	_	ns
6b	Output setup time <sup>3</sup> —10/30 cards	5.7/5.7	_	5/5	_	ns
7	Output delay time <sup>3</sup>	0	16	0	14	ns

### Table 28. SDHC Bus Timing Parameter Table

 $^1~$  CL  $\leq$  100 pF / 250 pF (10/30 cards)

<sup>2</sup>  $C_{L}^{-} \le 250 \text{ pF}$  (21 cards)

<sup>3</sup> C<sub>L</sub>  $\leq$  25 pF (1 card)

# 4.10.1 Command Response Timing on MMC/SD Bus

The card identification and card operation conditions timing are processed in open-drain mode. The card response to the host command starts after exactly  $N_{ID}$  clock cycles. For the card address assignment, SET\_RCA is also processed in the open-drain mode. The minimum delay between the host command and card response is NCR clock cycles as illustrated in Figure 48. The symbols for Figure 48 through Figure 52 are defined in Table 29.

	Card Active		Host Active
Symbol	Definition	Symbol	Definition
Z	High impedance state	S	Start bit (0)
D	Data bits	Т	Transmitter bit (Host = 1, Card = 0)
*	Repetition	Р	One-cycle pull-up (1)
CRC	Cyclic redundancy check bits (7 bits)	E	End bit (1)



Functional Description and Application Information



After a card receives its RCA, it switches to data transfer mode. As shown on the first diagram in Figure 49, SD\_CMD lines in this mode are driven with push-pull drivers. The command is followed by a period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. The other two diagrams show the separating periods  $N_{RC}$  and  $N_{CC}$ .





Figure 50 shows basic read operation timing. In a read operation, the sequence starts with a single block read command (which specifies the start address in the argument field). The response is sent on the SD\_CMD lines as usual. Data transmission from the card starts after the access time delay  $N_{AC}$ , beginning from the last bit of the read command. If the system is in multiple block read mode, the card sends a continuous flow of data blocks with distance  $N_{AC}$  until the card sees a stop transmission command. The data stops two clock cycles after the end bit of the stop command.



**Functional Description and Application Information** 



Figure 55. MSHC Signal Timing Diagram

Ref	Parameter	3.0 ±	Unit	
No.	Falantelei	Minimum	Maximum	Onit
1	MS_SCLKI frequency	_	25	MHz
2	MS_SCLKI high pulse width	20	_	ns
3	MS_SCLKI low pulse width	20	_	ns
4	MS_SCLKI rise time	-	3	ns
5	MS_SCLKI fall time	-	3	ns
6	MS_SCLKO frequency <sup>1</sup>	-	25	MHz
7	MS_SCLKO high pulse width <sup>1</sup>	20	_	ns
8	MS_SCLKO low pulse width <sup>1</sup>	15	_	ns
9	MS_SCLKO rise time <sup>1</sup>	-	5	ns
10	MS_SCLKO fall time <sup>1</sup>	_	5	ns
11	MS_BS delay time <sup>1</sup>	_	3	ns

Table 31.	MSHC	Signal	Timina	Parameter	Table
		eignai		i aramotor	IUNIO







Figure 67. SSI Receiver External Clock Timing Diagram

Pof No.	Parameter	1.8 ± 0.1 V		3.0 ± 0.3 V		Unit
nei No.	Farameter	Minimum	Maximum	Minimum	Maximum	Onic
	Internal Clock Operation <sup>1</sup> (P	ort C Primar	y Function <sup>2</sup> )			
1	STCK/SRCK clock period <sup>1</sup>	95	_	83.3	_	ns
2	STCK high to STFS (bl) high <sup>3</sup>	1.5	4.5	1.3	3.9	ns
3	SRCK high to SRFS (bl) high <sup>3</sup>	-1.2	-1.7	-1.1	-1.5	ns
4	STCK high to STFS (bl) low <sup>3</sup>	2.5	4.3	2.2	3.8	ns
5	SRCK high to SRFS (bl) low <sup>3</sup>	0.1	-0.8	0.1	-0.8	ns
6	STCK high to STFS (wI) high <sup>3</sup>	1.48	4.45	1.3	3.9	ns
7	SRCK high to SRFS (wI) high <sup>3</sup>	-1.1	-1.5	-1.1	-1.5	ns
8	STCK high to STFS (wI) low <sup>3</sup>	2.51	4.33	2.2	3.8	ns
9	SRCK high to SRFS (wI) low <sup>3</sup>	0.1	-0.8	0.1	-0.8	ns
10	STCK high to STXD valid from high impedance	14.25	15.73	12.5	13.8	ns
11a	STCK high to STXD high	0.91	3.08	0.8	2.7	ns
11b	STCK high to STXD low	0.57	3.19	0.5	2.8	ns
12	STCK high to STXD high impedance	12.88	13.57	11.3	11.9	ns
13	SRXD setup time before SRCK low	21.1	_	18.5	_	ns
14	SRXD hold time after SRCK low	0	-	0	_	ns
	External Clock Operation (Port C Primary Function <sup>2</sup> )					
15	STCK/SRCK clock period <sup>1</sup>	92.8	_	81.4	_	ns
16	STCK/SRCK clock high period	27.1	-	40.7	_	ns
17	STCK/SRCK clock low period	61.1	_	40.7	_	ns

### Table 39. SSI (Port C Primary Function) Timing Parameter Table



#### **Functional Description and Application Information**

Ref	Parameter	1.8 ± 0.1 V		3.0 ± 0.3 V		Unit		
No.	Falametei	Minimum	Maximum	Minimum	Maximum	Onic		
28	STCK high to STXD high impedance	17.90	29.75	15.7	26.1	ns		
29	SRXD setup time before SRCK low	1.14	-	1.0	-	ns		
30	SRXD hold time after SRCK low	0	-	0	-	ns		
	Synchronous Internal Clock Operation (Port B Alternate Function <sup>2</sup> )							
31	SRXD setup before STCK falling	18.81	-	16.5	-	ns		
32	SRXD hold after STCK falling	0	-	0	-	ns		
Synchronous External Clock Operation (Port B Alternate Function <sup>2</sup> )								
33	SRXD setup before STCK falling	1.14	-	1.0	-	ns		
34	SRXD hold after STCK falling	0	_	0	_	ns		

### Table 40. SSI (Port B Alternate Function) Timing Parameter Table (Continued)

1 All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

2 There are 2 set of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as inputs, the SSI module selects the input based on FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.

3 bl = bit length; wl = word length.

### Table 41. SSI 2 (Port C Alternate Function) Timing Parameter Table

Ref	Parametar	1.8V +/- 0.10V		3.0V +/- 0.30V		Unit
No.	Farameter	Minimum	Maximum	Minimum	Maximum	Unit
Internal Clock Operation <sup>1</sup> (Port C Alternate Function) <sup>2</sup>						
1	STCK/SRCK clock period <sup>1</sup>	95	_	83.3	_	ns
2	STCK high to STFS (bl) high <sup>3</sup>	1.7	4.8	1.5	4.2	ns
3	SRCK high to SRFS (bl) high <sup>3</sup>	-0.1	1.0	-0.1	1.0	ns
4	STCK high to STFS (bl) low <sup>3</sup>	3.08	5.24	2.7	4.6	ns
5	SRCK high to SRFS (bl) low <sup>3</sup>	1.25	2.28	1.1	2.0	ns
6	STCK high to STFS (wl) high <sup>3</sup>	1.71	4.79	1.5	4.2	ns
7	SRCK high to SRFS (wI) high <sup>3</sup>	-0.1	1.0	-0.1	1.0	ns
8	STCK high to STFS (wl) low <sup>3</sup>	3.08	5.24	2.7	4.6	ns
9	SRCK high to SRFS (wI) low <sup>3</sup>	1.25	2.28	1.1	2.0	ns
10	STCK high to STXD valid from high impedance	14.93	16.19	13.1	14.2	ns
11a	STCK high to STXD high	1.25	3.42	1.1	3.0	ns

MC9328MX1 Technical Data, Rev. 7





Figure 69. Sensor Output Data on Pixel Clock Rising Edge CSI Latches Data on Pixel Clock Falling Edge

Ref No.	Parameter	Min	Мах	Unit
1	csi_vsync to csi_hsync	180	_	ns
2	csi_hsync to csi_pixclk	1	_	ns
3	csi_d setup time	1	_	ns
4	csi_d hold time	1	_	ns
5	csi_pixclk high time	10.42	_	ns
6	csi_pixclk low time	10.42	_	ns
7	csi_pixclk frequency	0	48	MHz

Table 42. Gated Clock Mode Timing Parameters

The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

### Rising-edge latch data

max rise time allowed = (positive duty cycle - hold time) max fall time allowed = (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore

max rise time = (period / 2 - hold time) max fall time = (period / 2 - setup time)

For example: Given pixel clock period = 10ns, duty cycle = 50 / 50, hold time = 1ns, setup time = 1ns.

positive duty cycle = 10 / 2 = 5ns => max rise time allowed = 5 - 1 = 4ns negative duty cycle = 10 / 2 = 5ns => max fall time allowed = 5 - 1 = 4ns



\_\_\_\_\_

NOTES