

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	128
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3757gj-gae-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PREFACE

Readers	This manual is intended for users who V850ES/Hx3 and design application syste	o wish to understand the functions of the ems using the V850ES/Hx3.
Purpose	This manual is intended to give users ar the V850ES/Hx3 shown in the Organizat	n understanding of the hardware functions of ion below.
Organization	This manual is divided into two parts: (V850ES Architecture User's Manual).	: Hardware (this manual) and Architecture
	Hardware	Architecture
	Pin functions	Data types
	CPU function	Register set
	 On-chip peripheral functions 	Instruction format and instruction set
	 Flash memory programming 	 Interrupts and exceptions
	 Electrical specifications 	Pipeline operation
How to Read This Manual	It is assumed that the readers of this ma electrical engineering, logic circuits, and r	nual have general knowledge in the fields of nicrocontrollers.
	To understand the overall functions of the \rightarrow Read this manual according to the CO	9 V850ES/Hx3 NTENTS.
	To find the details of a register where the \rightarrow Use APPENDIX B REGISTER INDEX	name is known
	To understand the details of an instruction	n function
	\rightarrow Refer to the V850ES Architecture Use	er's Manual available separately.
	To know the electrical specifications of th	e V850ES/HE3
	\rightarrow See CHAPTER 29 ELECTRICAL SPE	ECIFICATIONS (V850ES/HE3).
	To know the electrical specifications of th \rightarrow See CHAPTER 30 ELECTRICAL SPE	e V850ES/HF3 ECIFICATIONS (V850ES/HF3).
	To know the electrical specifications of th \rightarrow See CHAPTER 31 ELECTRICAL SPE	e V850ES/HG3 ECIFICATIONS (V850ES/HG3).
	To know the electrical specifications of th \rightarrow See CHAPTER 32 ELECTRICAL SPE	e V850ES/HJ3 ECIFICATIONS (V850ES/HJ3).

4.3.4 Port 4

Port 4 I/O settings can be controlled in 1-bit units.

Each product has the same number of I/O ports, but the alternate functions of the pins differ.

Generic Name	Number of I/O Ports
V850ES/HE3	3-bit I/O port
V850ES/HF3	3-bit I/O port
V850ES/HG3	3-bit I/O port
V850ES/HJ3	3-bit I/O port

Table 4-13. Alternate-Function Pins of Port 4

Function	Alternate-Function Name			Pin	No.		Remark	Block Type
Name	Name	I/O	HE3	HF3	HG3	HJЗ		
P40	SIB0/KR0	Input	19	19	22	22 ^{Note 1}	-	E11-U
	SIB0/KR0/RXDD3/INTP14	Input	_	_	_	22 ^{Note 2}		F113x-UI
P41	SOB0/KR1	I/O	20	20	23	23 ^{Note 1}		E01-U
	SOB0/KR1/TXDD3	I/O	_	_	_	23 ^{Note 2}		F010x-U
P42	SCKB0/KR2	I/O	21	21	24	24		E21-U

Notes 1. *μ*PD70F3755 only

2. μPD70F3757 only

Caution The P40 to P42 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(1) Port register 4 (P4)



(3) Port mode control register DL (PMCDL) (V850ES/HJ3 only)

After res	15	14 H/VV	13	PMCDL PMCDL	FFFFF044 L FFFFF04 11	н, 4H, PMCD 10	LH FFFF6 9	045H 8
PMCDL (PMCDLH)	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8
	7	6	5	4	3	2	1	0
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0
	PMCDLn		Specificati	on of PDLn	pin operat	ion mode (n = 0 to 15)
	0	I/O port						
	1	ADn I/O (a	address/da	ta bus I/O)				
Remarks 1. The PMCDL	register ca	an be read	d or writte	n in 16-bi	t units.		DMCDU	

2. To read/write bits 8 to 15 of the PMCDL register in 8-bit or 1-bit units, specify them as bits 0 to 7 of the PMCDLH register.

(2) Internal oscillation mode register (RCM)

The RCM register is an 8-bit register that sets the operation mode of the internal oscillator. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 80H.

	361. 0011	R/W	Address:	FFFFF80C	Η							
	7	6	5	4	3	2	<1>	<0>				
RCM	RSTS ^{Note}	0	0	0	0	0	HRSTOP	RSTOP				
	RSTS ^{Note}		Stat	us of high-	speed inter	nal oscilla	tor					
	0	High-spee	d internal osc	cillator (frem: 8	8 MHz) stops	or waits fo	or oscillation s	stabilization				
	1	High-spe	gh-speed internal oscillator (fRH: 8 MHz) oscillates									
	HRSTOP		Oscillation/stop of high-speed internal oscillator									
	0	High-spe	ed internal c	oscillator (f	ан: 8 MHz) о	oscillates						
	1	High-spe	ed internal c	oscillator (f	ан: 8 MHz) s	stopped						
	DETOD		Ossillati	an/atan of l	ow opend i	ntornal or	aillatar					
	RSTOP	1	Uscillation		ow-speed i		scillator					
		Low-spee	a internal o	SCIIIATOR (TR	L: 240 KHZ)	oscillates	;					
		Low-spee	a internal o	SCIIIATOR (TR	L: 240 KHZ)	stops						
he RSTS bit	t is a read-o	only bit.	l oscillato	r (fвн) cai	nnot be s	topped	while the	CPU is op				
ns 1. The h the hi bit to	igh-speed 1.	internal	oscillatio	n clock (f	вн) (МСМ	.MCM0 I	oit = 1). D	o not set				
ns 1. The h the h bit to 2. The h the lo bit to	igh-speed 1. ow-speed w-speed i 1.	internal internal nternal o	oscillation oscillator oscillation	n clock (f ˈ (fʀ∟) can ı clock (fฅ	ਸਮ) (MCM not be st ⊾) (CCLS	.MCM0 I topped v .CCLSF	bit = 1). D while the bit = 1).	o not set CPU is op Do not se				

7.5.8 Timer output operations

The following table shows the operations and output levels of the TOAAn0 and TOAAn1 pins.

Operation Mode	TOAAn1 Pin	TOAAn0 Pin
Interval timer mode	Square wave output	
External event count mode	-	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when com	pare function is used)
Pulse width measurement mode	-	-

Table 7-4. Timer Output Control in Each Mode

Remark n = 0 to 4

Table 7-5. Truth Table of TOAAn0 and TOAAn1 Pins Under Control of Timer Output Control Bits

TAAnIOC0.TAAnOLm Bit	TAAnIOC0.TAAnOEm Bit	TAAnCTL0.TAAnCE Bit	Level of TOAAnm Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark n = 0 to 4

m = 0, 1

If the set value of the TABnCCRk register is greater than the set value of the TABnCCR0 register, the count value of the 16-bit counter does not match the value of the TABnCCRk register. Consequently, the INTTABnCCk signal is not generated, nor is the output of the TOABnk pin changed.

Remark k = 1 to 3





Figure 8-11. Register Setting for Operation in External Event Count Mode (2/2)

(f) TABn capture/compare register 0 (TABnCCR0)

If D_0 is set to the TABnCCR0 register, the counter is cleared and a compare match interrupt request signal (INTTABnCC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TABn capture/compare registers 1 to 3 (TABnCCR1 to TABnCCR3)

Usually, the TABnCCR1 to TABnCCR3 registers are not used in the external event count mode. However, the set value of the TABnCCR1 to TABnCCR3 registers are transferred to the CCR1 to CCR3 buffer registers. When the count value of the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers, compare match interrupt request signals (INTTABnCC1 to INTTABnCC3) are generated.

Therefore, mask the interrupt signal by using the interrupt mask flags (TABnCCMK1 to TABnCCMK3).

Caution When an external clock is used as the count clock, the external clock can be input only from the TIABn0 pin. At this time, set the TABnIOC1.TABnIS1 and TABnIOC1.TABnIS0 bits to 00 (capture trigger input (TIABn0 pin): no edge detection).

Remark The TABn I/O control register 1 (TABnIOC1) and TABn option register 0 (TABnOPT0) are not used in the external event count mode.

To transfer data from the TABnCCRm register to the CCRm buffer register, the TABnCCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TABnCCR0 register, set the active level width to the TABnCCR2 and TABnCCR3 registers, and then set an active level width to the TABnCCR1 register.

To change only the active level width (duty factor) of PWM wave, first set the active level to the TABnCCR2 and TABnCCR3 registers, and then set an active level to the TABnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOABn1 pin, only the TABnCCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOABn2 and TOABn3 pins, first set an active level width to the TABnCCR2 and TABnCCR3 registers, and then write the same value to the TABnCCR1 register.

After the TABnCCR1 register is written, the value written to the TABnCCRm register is transferred to the CCRm buffer register in synchronization with the timing of clearing the 16-bit counter, and is used as a value to be compared with the value of the 16-bit counter.

To change only the cycle of the PWM waveform, first set a cycle to the TABnCCR0 register, and then write the same value to the TABnCCR1 register.

To write the TABnCCR0 to TABnCCR3 registers again after writing the TABnCCR1 register once, do so after the INTTABnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TABnCCRm register to the CCRm buffer register conflicts with writing the TABnCCRm register.

Remark m = 0 to 3



Figure 10-10. 100% PWM Output Waveform (Without Dead Time)

(3) Watch timer operation mode register (WTM)

The WTM register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag. Set the PRSM0 register before setting the WTM register.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After re	set: 00H	R/W	Address:	FFFFF680	ЭН			
	7	6	5	4	3	2	1	0
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
	WTM7	WTM6	WTM5	WTM4	Selection	of interval t	ime of pre	scaler
	0	0	0	0	24/fw (488	μ s: fw = fx	т)	
	0	0	0	1	2 ⁵ /fw (977	μ s: fw = fx	т)	
	0	0	1	0	2 ⁶ /fw (1.95	i ms: fw = f	хт)	
	0	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	хт)	
	0	1	0	0	2 ⁸ /fw (7.81 ms: fw = fxT)			
	0	1	0	1	2 ⁹ /fw (15.6 ms: fw = fxt)			
	0	1	1	0	2 ¹⁰ /fw (31.3 ms: fw = fxt)			
	0	1	1	1	2 ¹¹ /fw (62.5 ms: fw = fxt)			
	1	0	0	0	2 ⁴ /fw (488 μs: fw = f _{BRG})			
	1	0	0	1	2⁵/fw (977	μ s: fw = fB	rg)	
	1	0	1	0	2 ⁶ /fw (1.95	i ms: fw = f	BRG)	
	1	0	1	1	2 ⁷ /fw (3.90) ms: fw = f	BRG)	
	1	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	BRG)	
	1	1	0	1	2 ⁹ /fw (15.6	s ms: fw = f	BRG)	
	1	1	1	0	2 ¹⁰ /fw (31.2	2 ms: fw =	fвrg)	
	1	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	f _{BBG})	

14.2 Configuration

The block diagram of the UARTDn is shown below.





UARTDn includes the following hardware units.

Table 14-2. Configuration of UARTDn

Item	Configuration
Registers	UARTDn control register 0 (UDnCTL0)
	UARTDn control register 1 (UDnCTL1)
	UARTDn control register 2 (UDnCTL2)
	UARTDn option control register 0 (UDnOPT0)
	UARTDn option control register 1 (UDnOPT1)
	UARTDn status register (UDnSTR)
	UARTDn receive shift register
	UARTDn receive data register (UDnRX)
	UARTDn transmit shift register
	UARTDn transmit data register (UDnTX)

15.6.3 Single transfer mode (master mode, transmission/reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits = 00), communication clock (fccLK) = fxx/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)

(1) Operation flow



15.8.1 Baud rate generation

The transmission/reception clock is generated by dividing the main clock. The baud rate generated from the main clock is obtained by the following equation.

$$f_{BRG} = \frac{f_{XX}}{2^{k+1} \times N}$$

Caution Set so that the fBRG is 8 MHz or less.

Remark	fbrg:	BRG count clock	
--------	-------	-----------------	--

- fxx: Main clock oscillation frequency
- k: PRSM0 register setting value = 0 to 3
- N: PRSCM0 register setting value = 1 to 256 However, N = 256 only when PRSCM0 register is set to 00H.

15.9 Cautions

- (1) When transferring transmit data and receive data using DMA transfer, error processing cannot be performed even if an overrun error occurs during serial transfer. Check that the no overrun error has occurred by reading the CBnSTR.CBnOVE bit after DMA transfer has been completed.
- (2) In regards to registers that are forbidden from being rewritten during operations (CBnCTL0.CBnPWR bit is 1), if rewriting has been carried out by mistake during operations, set the CBnCTL0.CBnPWR bit to 0 once, then initialize CSIBn.

Registers to which rewriting during operation are prohibited are shown below.

- CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bits
- CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2 to CBnCKS0 bits
- CBnCTL2 register: CBnCL3 to CBnCL0 bits
- (3) In communication type 2 and 4 (CBnCTL1.CBnDAP bit = 1), the CBnSTR.CBnTSF bit is cleared half a SCKBn clock after occurrence of a reception complete interrupt (INTCBnR).

In the single transfer mode, writing the next transmit data is ignored during communication (CBnTSF bit = 1), and the next communication is not started. Also if reception-only communication (CBnCTL0.CBnTXE bit = 0, CBnCTL0.CBnRXE bit = 1) is set, the next communication is not started even if the receive data is read during communication (CBnTSF bit = 1).

Therefore, when using the single transfer mode with communication type 2 or 4 (CBnDAP bit = 1), pay particular attention to the following.

- To start the next transmission, confirm that CBnTSF bit = 0 and then write the transmit data to the CBnTX register.
- To perform the next reception continuously when reception-only communication (CBnTXE bit = 0, CBnRXE bit = 1) is set, confirm that CBnTSF bit = 0 and then read the CBnRX register.

Or, use the continuous transfer mode instead of the single transfer mode. Use of the continuous transfer mode is recommended especially for using DMA.

(2) When arbitration loss occurs during transmission of extension code



(7) External interrupt falling, rising edge specification register 9H (INTF9H, INTR9H)

The INTF9H and INTR9H registers are 8-bit registers that specify detection of the falling and rising edges of the external interrupt pins (INTP4 to INTP6).

These registers can be read or written in 8-bit or 1-bit units.

Reset sets these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF9n and INTR9n bits to 0, and then set the port mode.

After	reset: 00H	R/W	Address	: INTF9H	FFFFFC13	3H, INTR9H	I FFFFFC3	ЗН
	15	14	13	12	11	10	9	8
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0
	INTP6	INTP5	INTP4					
	15	14	13	12	11	10	9	8
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0
	INTP6	INTP5	INTP4					
Remark For the vali	d edge spe	ecification	combinat	ions, see	Table 18	-12.		

Table 18-12. Valid Edge Specification

INTF9n	INTR9n	Valid Edge Specification (n = 13 to 15)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to set the INTF9n and INTR9n bits to 00 if the corresponding pin is not used as the INTP4 to INTP6 pins.

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

(3) Operation in STOP mode or after STOP mode is released

If the STOP mode is set with the CLM.CLME bit = 1, the monitor operation is stopped in the STOP mode and while the oscillation stabilization time is being counted. After the oscillation stabilization time, the monitor operation is automatically started.





(4) Operation when main clock is stopped (arbitrary)

During subclock operation (PCC.CLS bit = 1) or when the main clock is stopped by setting the PCC.MCK bit to 1, the monitor operation is stopped until the main clock operation is started (PCC.CLS bit = 0). The monitor operation is automatically started when the main clock operation is started.





- (5) Operation while CPU is operating on low-speed internal oscillation clock (CCLS.CCLSF bit = 1) The monitor operation is not started when the CCLSF bit is 1, even if the CLME bit is set to 1.
- (6) Operation while CPU is operating on high-speed internal oscillation clock (MCM.MCS bit = 0) The monitor operation is not started when the MCM.MCS bit is 0, even if the CLM.CLME bit is set to 1.

Pin Configuration of MINICUBE2 (QB-MINI2)		With CSIB0-HS	With UARTD0	
Signal Name	I/O	Pin Function	Pin Name	Pin Name
SI/R×D	Input	Pin to receive commands and data from V850ES/Hx3	P41/SOB0	P30/TXDD0
SO/TxD	Output	Pin to transmit commands and data to V850ES/Hx3	P40/SIB0	P31/RXDD0
SCK	Output	Clock output pin for 3-wire serial communication	P42/SCKB0	Not needed
CLK	Output	Not used	Not needed	Not needed
RESET_OUT	Output	Reset output pin to V850ES/Hx3	RESET	RESET
FLMD0	Output	Output pin to set V850ES/Hx3 to debug mode or programming mode	FLMD0	FLMD0
FLMD1	Output	Output pin to set programming mode	PDL5/FLMD1	PDL5/FLMD1
HS	Input	Handshake signal for CSI0 + HS communication	PCM0/WAIT	Not needed
GND	-	Ground	Vss	Vss
			AVss	AVss
			EVss	EVss
			BVss	BVss
RESET_IN	Input	Reset input pin on the target system		

Table 28-3. Wiring Between V850ES/Hx3 and MINICUBE2

29.4.2 Subclock oscillator characteristics

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}				10	S

 $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = 3.3 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le AV_{REF0} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$

- Notes 1. Indicates only oscillator characteristics. For the CPU operation clock, see 29.7 AC Characteristics.
 - 2. Time required from when VDD reaches oscillation voltage range (MIN.: 3.3 V) to when the oscillation stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
 - 3. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

I²C bus mode



(8) A/D converter

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{BV}_{DD} = 3.7 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.15	±0.3	%FSR
Conversion time	t CONV		3.1		16	μs
Stabilization time	İ STA	After ADA0M0.ADA0PS bit changes from 0 to 1	2			μs
Power down recovery time	tdpu	Starting operation after STOP mode is released	1			μs
Zero scale error ^{Note 1}	ZSE				±0.3	%FSR
Full scale error ^{Note 1}	FSE				±0.3	%FSR
Non-linearity error ^{Note 2}	INL				±2.5	LSB
Differential linearity errorNote 2	DNL				±1.5	LSB
Analog input voltage	VIAN		AVss		AV _{REF0}	V
AVREFO current	IAREF0	When using A/D converter		4	7	mA
		When not using A/D converter		1	10	μA

Notes 1. Excluding quantization error (± 0.05 %FSR). Indicates the ratio to the full-scale value (%FSR).

2. Quantization error (±0.5LSB)

Remark FSR: Full Scale Range

Symbol Name Unit Page CB2RXL CSIB2 receive data register L CSI 674 CB2STR CSIB2 status register INTC 841 CB2TXL CSIB2 transmit data register CSI 674 CB2TXL CSIB2 transmit data register CSI 674 CCLS CPU operation clock status register CG 271 CLM Clock monitor mode register 1 DMA 992 DADC1 DMA addressing control register 2 DMA 799 DADC2 DMA addressing control register 3 DMA 799 DBC0 DMA transfer count register 0 DMA 798 DBC3 DMA transfer count register 3 DMA 798 DBC4 DMA transfer count register 3 DMA 798 DBC3 DMA transfer count register 3 DMA 798 DCHC0 DMA channel control register 3 DMA 800 DCHC2 DMA channel control register 1 DMA 800 DCHC3 DMA channel control register DMA				(3/12)
CB2RXL CSIR CSI 674 CB2STR CSIR2 status register CSI 681 CB2TIC Interrupt control register INTC 841 CB2TXL CSIR2 transmit data register CSI 674 CCLS CFU operation cocks tatus register CG 271 CLM CSIR2 transmit data register CG 271 CLM CSIR2 transmit data register CG 271 CLM CSIR2 transmit data register CLM 902 DADC DMA addressing control register 1 DMA 799 DADC2 DMA addressing control register 3 DMA 798 DBC1 DMA transfer count register 1 DMA 788 DBC2 DMA transfer count register 3 DMA 788 DBC3 DMA transfer count register 3 DMA 800 DCHC1 DMA channel control register 3 DMA 800 DCHC2 DMA channel control register 3 DMA 800 DCHC3 DMA channel control register 3 DMA	Symbol	Name	Unit	Page
CB2STRCSIB2 status registerCSI681CB2TXCSIB2 transmit data registerCSI674CB2TXCSIB2 transmit data registerCSI674CGLXCSIB2 transmit data registerCG271CLMClock monitor mode registerCLM799DADC0DMA addressing control register 0DMA799DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 3DMA799DADC3DMA addressing control register 3DMA798DBC4DMA transfer count register 1DMA798DBC2DMA transfer count register 1DMA798DBC3DMA transfer count register 1DMA798DBC4DMA transfer count register 1DMA800DC4C3DMA transfer count register 1DMA800DC4C4DMA channel control register 1DMA800DC4C3DMA channel control register 1DMA800DC4C3DMA channel control register 1DMA797DA0A1DMA channel control register 1DMA797DA0A1DMA destination address register 0LDMA797DA0A1DMA destination address register 1LDMA797DA11DMA destination address register 1LDMA797DA24DMA destination address register 2LDMA797DA34DMA destination address register 1LDMA797DA34DMA destination address register 1L	CB2RXL	CSIB2 receive data register L	CSI	674
CB2TICInterupt control registerINTC841CB2TXLCSIB2 transmit data register LCSI674CB2TXLCSIB2 transmit data register LCG271CLMCDL operation clock status registerCG271CLMClock monitor mode register 0DMA992DADC0DMA addressing control register 1DMA799DADC1DMA addressing control register 2DMA799DADC2DMA addressing control register 3DMA799DBC0DMA transfer count register 1DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 1DMA798DBC3DMA transfer count register 1DMA798DBC4DMA transfer count register 2DMA798DBC3DMA transfer count register 1DMA800DC4C2DMA channel control register 1DMA800DC4C3DMA channel control register 1DMA800DC4C4DMA channel control register 3DMA797DDA0LDMA destination address register 0HDMA797DDA1LDMA destination address register 1LDMA797DDA1LDMA destination address register 1LDMA797DDA2LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA4LDMA destination address register 3LDMA796DDA3LDMA destinatio	CB2STR	CSIB2 status register	CSI	681
CB2TXCSIB2 transmit data registerCSI674CB2TXLCSIB2 transmit data register LCSI674CCLSCPU operation clock status registerCG271CLMClock monitor mode registerCLM902DADC0DMA addressing control register 0DMA799DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 2DMA799DADC3DMA addressing control register 3DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 1DMA798DBC3DMA transfer count register 1DMA798DBC4DMA transfer count register 1DMA800DCHC2DMA transfer count register 1DMA800DCHC3DMA channel control register 1DMA800DCHC4DMA channel control register 1DMA800DDA0HDMA channel control register 1DMA797DDA1LDMA destination address register 0LDMA797DDA1LDMA destination address register 1LDMA797DDA2LDMA destination address register 2LDMA797DDA3LDMA destination address register 2LDMA797DDA4LDMA destination address register 2LDMA797DDA4LDMA destination address register 2LDMA797DDA3LDMA destination address register 3LDMA796DMA1C1In	CB2TIC	Interrupt control register	INTC	841
CB2TXLCSIB2 transmit data register LCSI674CCLSCPU operation clock status registerCLM202CLMClock monitor mode register 0DMA799DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 1DMA799DADC3DMA addressing control register 3DMA799DBC4DMA atdressing control register 3DMA798DBC3DMA transfer count register 1DMA798DBC4DMA transfer count register 3DMA788DBC3DMA transfer count register 3DMA788DBC4DMA transfer count register 3DMA788DC4C0DMA transfer count register 3DMA800DC4C1DMA channel control register 3DMA800DC4C2DMA channel control register 3DMA800DC4C3DMA channel control register 3DMA800DC4C4DMA channel control register 3DMA797DDA1LDMA destination address register 11DMA797DDA2HDMA destination address register 21DMA797DDA3LDMA destination address register 31DMA797DA3LDMA destination address register 31DMA797DA3LDMA destination address register 31DMA797DA3LDMA destination address register 31DMA797DA3LDMA destination address register 31DMA796DA3LDMA	CB2TX	CSIB2 transmit data register	CSI	674
CCLSCPU operation clock status registerCG271CLMClock monitor mode register 0DMA902DADC0DMA addressing control register 0DMA799DADC1DMA addressing control register 1DMA799DADC3DMA addressing control register 2DMA799DBC0DMA addressing control register 3DMA799DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 1DMA788DBC3DMA transfer count register 2DMA788DBC4DMA transfer count register 3DMA788DCHC0DMA transfer count register 1DMA800DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 1DMA800DCHC3DMA channel control register 3DMA800DCHC3DMA channel control register 1DMA797DDA0LDMA destination address register 0LDMA797DDA1LDMA destination address register 1LDMA797DDA2LDMA destination address register 1LDMA797DDA2LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA796DDA3LDMA destination address register 3LDMA796DDA3L	CB2TXL	CSIB2 transmit data register L	CSI	674
CLMCLM902DAC0DMA addressing control register 0DMA799DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 2DMA799DAC2DMA addressing control register 3DMA799DBC0DMA transfer count register 0DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DCH00DMA transfer count register 1DMA800DCH21DMA channel control register 2DMA800DCH22DMA channel control register 2DMA800DCH23DMA channel control register 3DMA800DCH24DMA destination address register 0HDMA797DDA11DMA destination address register 1HDMA797DDA14DMA destination address register 1LDMA797DDA14DMA destination address register 2LDMA797DDA24DMA destination address register 2HDMA797DDA34DMA destination address register 3LDMA797DDA34DMA destination address register 3LDMA797DDA34DMA destination address register 3LDMA797DDA34DMA destination address register 3LDMA797DDA34DMA destination address register 3LDMA797DMA103Interrupt control register<	CCLS	CPU operation clock status register	CG	271
DADC0DMA addressing control register 0DMA799DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 2DMA799DBC0DMA tardser count register 0DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 2DMA798DBC4DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA800DC4C0DMA channel control register 1DMA800DC4C2DMA channel control register 2DMA800DC4C3DMA channel control register 3DMA800DC4C4DMA channel control register 3DMA800DC4C3DMA destination address register 0LDMA797DDA0LDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2LDMA destination address register 2LDMA797DDA2LDMA destination address register 2LDMA797DDA2LDMA destination address register 3HDMA797DDA2LDMA destination address register 3HDMA797DDA3LDMA destination address register 3HDMA796DSA1LInterrupt control registerINTC841DMA1C2Interrupt control registerINTC841DMA1C3Interr	CLM	Clock monitor mode register	CLM	902
DADC1DMA addressing control register 1DMA799DADC2DMA addressing control register 2DMA799DADC3DMA transfer count register 0DMA798DBC0DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 2DMA798DBC4DMA transfer count register 3DMA798DBC3DMA transfer count register 0DMA800DCHC0DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC4DMA channel control register 3DMA800DDA0HDMA destination address register 0HDMA797DDA1HDMA destination address register 1HDMA797DDA1HDMA destination address register 1LDMA797DDA2HDMA destination address register 2LDMA797DDA3HDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3HDMA destination address register 3LDMA797DDA3HDMA destination address register 3LDMA797DDA3HDMA destination address register 3LDMA797DDA3HDMA destination address register 3LDMA797DDA3HDMA destination address register 3LDMA796DM	DADC0	DMA addressing control register 0	DMA	799
DADC2DMA addressing control register 2DMA799DAC3DMA addressing control register 3DMA798DBC0DMA transfer count register 1DMA798DBC1DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DBC4DMA transfer count register 4DMA798DBC3DMA transfer count register 0DMA800DCHC0DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC3DMA channel control register 1DMA800DCHC3DMA channel control register 1DMA797DA0LDMA destination address register 0LDMA797DA1LDMA destination address register 0LDMA797DA2HDMA destination address register 1LDMA797DDA2HDMA destination address register 2LDMA797DDA2LDMA destination address register 2LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DA3LDMA destination address register 3LDMA796DSA0LInterrupt control registerINTC841DMAC11 <td< td=""><td>DADC1</td><td>DMA addressing control register 1</td><td>DMA</td><td>799</td></td<>	DADC1	DMA addressing control register 1	DMA	799
DADC3DMA addressing control register 3DMA799DBC0DMA transfer count register 0DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DC400DMA transfer count register 1DMA800DC401DMA channel control register 1DMA800DC402DMA channel control register 2DMA800DC403DMA channel control register 3DMA800DC404DMA channel control register 3DMA800DDA04DMA destination address register 0HDMA797DDA01DMA destination address register 0LDMA797DDA11DMA destination address register 1HDMA797DDA11DMA destination address register 1LDMA797DDA21DMA destination address register 2LDMA797DDA31DMA destination address register 3LDMA797DDA31DMA destination address register 3LDMA797DDA31DMA destination address register 3LDMA797DDA31DMA destination address register 3LDMA797DDA31DMA destination address register 3LDMA797DDA31Interrupt control registerINTC841DMA102Interrupt control registerINTC841DMA103Interrupt control registerINTC841DMA104	DADC2	DMA addressing control register 2	DMA	799
DBC0DMA transfer count register 0DMA798DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DCHC0DMA channel control register 0DMA800DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC4DMA channel control register 3DMA800DDA0LDMA channel control register 0DMA800DDA1HDMA destination address register 0LDMA797DDA1LDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA1LDMA destination address register 2HDMA797DDA2HDMA destination address register 2LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DA3LInterrupt control registerINTC841DMA1C0Interrupt control registerINTC841DMA1C1Interrupt control registerINTC841DMA1C2Interrupt control registerDMA796DSA0LDMA source address register 1HDMA796DSA0LDMA source address register 1DDMA796DSA0LInterrupt control regi	DADC3	DMA addressing control register 3	DMA	799
DBC1DMA transfer count register 1DMA798DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DCHC0DMA channel control register 0DMA800DCHC2DMA channel control register 1DMA800DCHC3DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC3DMA channel control register 0LDMA797DDA0HDMA destination address register 0LDMA797DDA1LDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2LDMA797DDA2LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DA3LDMA destination address register 3LDMA796DMAIC0Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerDMA796DSA1LDMA source address register 0LDMA796DSA1LDMA source address register 11DMA796DSA1LDMA source address register 2LDMA796DSA1LDMA so	DBC0	DMA transfer count register 0	DMA	798
DBC2DMA transfer count register 2DMA798DBC3DMA transfer count register 3DMA798DCHC0DMA channel control register 0DMA800DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 1DMA800DCHC3DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DDA0HDMA destination address register 0HDMA797DDA0LDMA destination address register 1HDMA797DDA1HDMA destination address register 1LDMA797DDA2HDMA destination address register 2LDMA797DDA2HDMA destination address register 2LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control register 0LDMA796DSA0LDMA source address register 1LDMA796DSA1HDMA source address register 1LDMA796DSA2LDMA source address register 1LDMA796DSA2LDMA source address register 3LDMA796DSA2LDMA source address register 1LDMA796DSA2LDMA source add	DBC1	DMA transfer count register 1	DMA	798
DBC3DMA transfer count register 3DMA798DCHC0DMA channel control register 0DMA800DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC3DMA channel control register 3DMA800DCHC3DMA channel control register 3DMA800DDA0LDMA destination address register 0LDMA797DDA1LDMA destination address register 1LDMA797DDA1LDMA destination address register 1LDMA797DDA2LDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMA1C2Interrupt control registerINTC841DMA1C3Interrupt control registerDMA796DSA0LDMA source address register 0LDMA796DSA1LDMA source address register 2LDMA796DSA1LDMA source address register 2LDMA796DSA0LDMA source address register 3LDMA796DSA0LDMA source address register 3LDMA796DSA0LDMA source address register 1LDMA796DSA1LDMA source ad	DBC2	DMA transfer count register 2	DMA	798
DCHC0DMA channel control register 0DMA800DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DCHC4DMA channel control register 3DMA800DCHC3DMA destination address register 0HDMA797DDA0LDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3LDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMA1C0Interrupt control registerINTC841DMA1C1Interrupt control registerINTC841DMA1C2Interrupt control registerINTC841DMA1C3Interrupt control registerINTC841DSA0LDMA source address register 0HDMA796DSA1LDMA source address register 1LDMA796DSA1LDMA source address register 1LDMA796DSA1LDMA source address register 1LDMA796DSA1LDMA source address register 2LDMA796DSA1LDMA source address register 2LDMA796DSA1LDMA source add	DBC3	DMA transfer count register 3	DMA	798
DCHC1DMA channel control register 1DMA800DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DDA0HDMA destination address register 0HDMA797DDA0LDMA destination address register 0LDMA797DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 2HDMA797DDA2LDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control register 0LDMA796DSA0LDMA source address register 0LDMA796DSA1LDMA source address register 2HDMA796DSA1LDMA source address register 2HDMA796DSA1LDMA source address register 1LDMA796DSA2LDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3LDMA sourc	DCHC0	DMA channel control register 0	DMA	800
DCHC2DMA channel control register 2DMA800DCHC3DMA channel control register 3DMA800DDA0HDMA destination address register 0HDMA797DDA0LDMA destination address register 0LDMA797DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2HDMA797DDA2HDMA destination address register 2LDMA797DDA3HDMA destination address register 3LDMA797DDA3HDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0LDMA796DSA1LDMA source address register 1HDMA796DSA2LDMA source address register 1LDMA796DSA2LDMA source address register 1LDMA796DSA2LDMA source address register 1LDMA796DSA2LDMA source address register 3LDMA796DSA2LDMA source address register 3LDMA796DSA2L<	DCHC1	DMA channel control register 1	DMA	800
DCHC3DMA channel control register 3DMA800DDA0HDMA destination address register 0HDMA797DDA0LDMA destination address register 0LDMA797DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 2HDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMA796DSA0LDMA source address register 1HDMA796DSA1LDMA source address register 11DMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 3HDMA796DSA2LDMA source address register 11DMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 3HDMA796DSA2LDMA source address register 3HDMA796DSA2LDMA source add	DCHC2	DMA channel control register 2	DMA	800
DDA0HDMA destination address register 0HDMA797DDA0LDMA destination address register 0LDMA797DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DMAICOInterrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control register 0HDMA796DSA0LDMA source address register 0LDMA796DSA0LDMA source address register 1HDMA796DSA0LDMA source address register 1HDMA796DSA1LDMA source address register 2LDMA796DSA1LDMA source address register 1LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 3LDMA796DSA2LDMA source address register 3LDMA796DSA2LDMA source address register 3LDMA796DSA2LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3L<	DCHC3	DMA channel control register 3	DMA	800
DDAOLDMA destination address register 0LDMA797DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 2LDMA797DDA3LDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAICOInterrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA1LDMA source address register 1HDMA796DSA1LDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA tri	DDA0H	DMA destination address register 0H	DMA	797
DDA1HDMA destination address register 1HDMA797DDA1LDMA destination address register 1LDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LDMA destination address register 3LDMA797DMAICOInterrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0LDMA796DSA1LDMA source address register 1LDMA796DSA1LDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger	DDA0L	DMA destination address register 0L	DMA	797
DDA1LDMA797DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA1LDMA source address register 1HDMA796DSA1LDMA source address register 2HDMA796DSA2HDMA source address register 2LDMA796DSA2LDMA source address register 3HDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DFFR0DMA trigger factor register 1DMA801DTFR1DMA trigger factor register 2DMA801<	DDA1H	DMA destination address register 1H	DMA	797
DDA2HDMA destination address register 2HDMA797DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1LDMA source address register 1HDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2HDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger factor register 1DMA801DTFR1DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DDA1L	DMA destination address register 1L	DMA	797
DDA2LDMA destination address register 2LDMA797DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DDA3LInterrupt control registerINTC841DMAIC0Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA1LDMA source address register 0LDMA796DSA1LDMA source address register 1HDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA2LDMA source address register 2LDMA796DSA3LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DDA2H	DMA destination address register 2H	DMA	797
DDA3HDMA destination address register 3HDMA797DDA3LDMA destination address register 3LDMA797DMAICOInterrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 2HDMA796DSA2LDMA source address register 2HDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DDA2L	DMA destination address register 2L	DMA	797
DDA3LDMA destination address register 3LDMA797DMAIC0Interrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DMAIC3Interrupt control register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 2HDMA796DSA2LDMA source address register 2HDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DDA3H	DMA destination address register 3H	DMA	797
DMAIC0Interrupt control registerINTC841DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA796DSA3LDMA source address register 3LDMA801DTFR0DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 3DMA801	DDA3L	DMA destination address register 3L	DMA	797
DMAIC1Interrupt control registerINTC841DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DMAIC0	Interrupt control register	INTC	841
DMAIC2Interrupt control registerINTC841DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DFR0DMA trigger factor register 0DMA801DTFR2DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DMAIC1	Interrupt control register	INTC	841
DMAIC3Interrupt control registerINTC841DSA0HDMA source address register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3LDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DMAIC2	Interrupt control register	INTC	841
DSA0HDMA source address register 0HDMA796DSA0LDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DMAIC3	Interrupt control register	INTC	841
DSAOLDMA source address register 0LDMA796DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA0H	DMA source address register 0H	DMA	796
DSA1HDMA source address register 1HDMA796DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 2DMA801DTFR2DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DSA0L	DMA source address register 0L	DMA	796
DSA1LDMA source address register 1LDMA796DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 2DMA801DTFR2DMA trigger factor register 3DMA801DTFR3DMA trigger factor register 3DMA801	DSA1H	DMA source address register 1H	DMA	796
DSA2HDMA source address register 2HDMA796DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA1L	DMA source address register 1L	DMA	796
DSA2LDMA source address register 2LDMA796DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA2H	DMA source address register 2H	DMA	796
DSA3HDMA source address register 3HDMA796DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA2L	DMA source address register 2L	DMA	796
DSA3LDMA source address register 3LDMA796DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA3H	DMA source address register 3H	DMA	796
DTFR0DMA trigger factor register 0DMA801DTFR1DMA trigger factor register 1DMA801DTFR2DMA trigger factor register 2DMA801DTFR3DMA trigger factor register 3DMA801	DSA3L	DMA source address register 3L	DMA	796
DTFR1 DMA trigger factor register 1 DMA 801 DTFR2 DMA trigger factor register 2 DMA 801 DTFR3 DMA trigger factor register 3 DMA 801	DTFR0	DMA trigger factor register 0	DMA	801
DTFR2 DMA trigger factor register 2 DMA 801 DTFR3 DMA trigger factor register 3 DMA 801	DTFR1	DMA trigger factor register 1	DMA	801
DTFR3 DMA trigger factor register 3 DMA 801 Dt/00 Data write writ	DTFR2	DMA trigger factor register 2	DMA	801
	DTFR3	DMA trigger factor register 3	DMA	801
DWCU Data wait control register 0 BCU 250	DWC0	Data wait control register 0	BCU	250