



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	78
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 22x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56514bdfp-30

Table 1.1 Outline of Specifications (2/9)

Classification	Module/Function	Description
Operating modes		- Operating modes by the mode-setting pins at the time of release from the reset state - Single-chip mode - Boot mode (for the SCI interface) - Boot mode (for the USB interface) - Boot mode (for the FINE interface) - Selection of operating mode by register setting - Single-chip mode - On-chip ROM disabled extended mode - On-chip ROM enabled extended mode - Endian selectable
Clock	Clock generation circuit	- Main clock oscillator, sub clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency synthesizer, and IWDG-dedicated on-chip oscillator - The peripheral module clocks can be set to frequencies above that of the system clock. - Main-clock oscillation stoppage detection - Separate frequency-division and multiplication settings for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), flash-IF clock (FCLK) and external bus clock (BCLK) - The CPU and other bus masters run in synchronization with the system clock (ICLK): Up to 120 MHz - Peripheral modules of MTU3, RSPI, SCli, ETHERC, EDMAC, AES, GLCDC, and DRW2D run in synchronization with PCLKA, which operates at up to 120 MHz. - Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz - ADCLK in the S12AD (unit 0) runs in synchronization with PCLKC: Up to 60 MHz - ADCLK in the S12AD (unit 1) runs in synchronization with PCLKD: Up to 60 MHz - Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz - Devices connected to the external bus run in synchronization with the external bus clock (BCLK): Up to 60 MHz - Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a reference clock of the PLL circuit
Reset		Nine types of reset - RES# pin reset: Generated when the RES# pin is driven low. - Power-on reset: Generated when the RES# pin is driven high and VCC = AVCC0 = AVCC1 rises. - Voltage-monitoring 0 reset: Generated when VCC = AVCC0 = AVCC1 falls. - Voltage-monitoring 1 reset: Generated when VCC = AVCC0 = AVCC1 falls. - Voltage-monitoring 2 reset: Generated when VCC = AVCC0 = AVCC1 falls. - Deep software standby reset: Generated in response to an interrupt to trigger release from deep software standby. - Independent watchdog timer reset: Generated when the independent watchdog timer underflows, or a refresh error occurs. - Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error occurs. - Software reset: Generated by register setting.
Power-on reset		If the RES# pin is at the high level when power is supplied, an internal reset is generated. After VCC = AVCC0 = AVCC1 has exceeded the voltage detection level and the specified period has elapsed, the reset is cancelled.
Voltage detection circuit (LVDA)		Monitors the voltage being input to the VCC = AVCC0 = AVCC1 pins and generates an internal reset or interrupt. - Voltage detection circuit 0 - Capable of generating an internal reset - The option-setting memory can be used to select enabling or disabling of the reset. - Voltage detection level: Selectable from three different levels (2.94 V, 2.87 V, 2.80 V) - Voltage detection circuits 1 and 2 - Voltage detection level: Selectable from three different levels (2.99 V, 2.92 V, 2.85 V) - Digital filtering (1/2, 1/4, 1/8, and 1/16 LOCO frequency) - Capable of generating an internal reset - Two types of timing are selectable for release from reset - An internal interrupt can be requested. - Detection of voltage rising above and falling below thresholds is selectable. - Maskable or non-maskable interrupt is selectable - Voltage detection monitoring - Event linking

Table 1.4 Pin Functions (2/8)

Classifications	Pin Name	I/O	Description
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus
Bus control	RD#	Output	Strobe signal which indicates that reading from the external bus interface space is in progress
	WR#	Output	Strobe signal which indicates that writing to the external bus interface space is in progress, in 1-write strobe mode
	WR0# to WR3#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode
	BC0# to BC3#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT#	Input	Input pin for wait request signals in access to the external space
	CS0# to CS7#	Output	Select signals for CS areas
	CKE	Output	SDRAM clock enable signal
	SDCS#	Output	SDRAM chip select signal
	RAS#	Output	SDRAM row address strobe signal
	CAS#	Output	SDRAM column address strobe signal
	WE#	Output	SDRAM write enable pin
	DQM0 to DQM3	Output	SDRAM I/O data mask enable signals
EXDMA controller	EDREQ0, EDREQ1	Input	External DMA transfer request pins
	EDACK0, EDACK1	Output	Single address transfer acknowledge signals
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ15, IRQ0-DS to IRQ15-DS	Input	Maskable interrupt request pins
Multi-function timer pulse unit 3	MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins
	MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins
	MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/dead time compensation input pins
	MTIOC6A, MTIOC6B, MTIOC6C, MTIOC6D	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D	I/O	The TGRA7 to TGRD7 input capture input/output compare output/PWM output pins
	MTIOC8A, MTIOC8B, MTIOC8C, MTIOC8D	I/O	The TGRA8 to TGRD8 input capture input/output compare output/PWM output pins
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for external clock signals or for phase counting mode clock signals
Port output enable 3	POE0#, POE4#, POE8#, POE10#, POE11#	Input	Input pins for request signals to place the MTU in the high impedance state


**Figure 1.7 Pin Assignment (144-Pin LQFP)**

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (4/8)

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
H13		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19	ET0_MDIO/ RXD5/SMISO5/ SSCL5		LCD_DA TA5-B	IRQ6-DS	
H14		PA2	A2	MTIOC7A/ PO18	RXD5/SMISO5/ SSCL5/SSLA3-B		LCD_DA TA6-B		
H15	TRDATA3	PG7	D31						
J1	EXTAL	P36							
J2	VCC								
J3		P34		MTIOC0A/ TMCI3/PO12/ POE10#	ET0_LINKSTA/ SCK6/SCK0			IRQ4	
J4	TMS	PF3							
J12		PA5	A5	MTIOC6B/ TIOCB1/PO21	ET0_LINKSTA/ RSPCKA-B		LCD_DA TA3-B		
J13	VSS								
J14		PA7	A7	TIOCB2/PO23	ET0_WOL/ MISOA-B		LCD_DA TA1-B		
J15		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	ET0_EXOUT/ CTS5#/RTS5#/ SS5#/MOSIA-B		LCD_DA TA2-B		
K1		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#	RXD6/SMISO6/ SSCL6/RXD0/ SMISO0/SSCL0/ CRX0	PCKO		IRQ3-DS	
K2		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#	TXD6/SMOSI6/ SSDA6/TXD0/ SMOSI0/SSDA0/ CTX0/ USB0_VBUSEN	VSYN		IRQ2-DS	
K3	TDI	PF2			RXD1/SMISO1/ SSCL1				
K4	TCK	PF1			SCK1				
K12		PB2	A10	TIOCC3/ TCLKC/PO26	ET0_RX_CLK/ REF50CK0/ CTS4#/RTS4#/ SS4#/CTS6#/ RTS6#/SS6#	SDSI_D2-B	LCD_TC ON2-B		
K13		P71	A18/CS1#		ET0_MDIO				
K14	VCC								
K15		PB0	A8	MTIC5W/ TIOCA3/PO24	ET0_ERXD1/ RMII0_RXD1/ RXD4/SMISO4/ SSCL4/RXD6/ SMISO6/SSCL6		LCD_DA TA0-B	IRQ12	
L1		P31		MTIOC4D/ TMCI2/PO9/ RTCIC1	CTS1#/RTS1#/ SS1#/SSLB0-A			IRQ1-DS	
L2		P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#	RXD1/SMISO1/ SSCL1/MISOB-A			IRQ0-DS	
L3	TDO	PF0			TXD1/SMOSI1/ SSDA1				

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (7/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSDI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
134		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	TXD12/ SMOS12/ SSDA12/ TXDX12/ SIOX12/SSLB2- B	MMC_D5-B	LCD_DA TA15-B		ANEX1
135		PE0	D8[A8/D8]/ D0[A0/D0]	MTIOC3D	SCK12/SSLB1-B	MMC_D4-B	LCD_DA TA16-B		ANEX0
136		P64	WE#/D3[A3/ D3]/CS4#						
137		P63	CAS#/ D2[A2/D2]/ CS3#						
138		P62	RAS#/ D1[A1/D1]/ CS2#						
139		P61	SDCS#/ D0[A0/D0]/ CS1#						
140	VSS								
141		P60	CS0#						
142	VCC								
143		PD7	D7[A7/D7]	MTIC5U/ POE0#	SSLC3-A	QMI-B/QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DA TA17-B	IRQ7	AN107
144	TRDATA7	PG1	D25						
145		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#	SSLC2-A	QMO-B/QIO0-B/ SDHI_D0-B/ MMC_D0-B	LCD_DA TA18-B	IRQ6	AN106
146	TRDATA6	PG0	D24						
147		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ POE10#	SSLC1-A	QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DA TA19-B	IRQ5	AN113
148		PD4	D4[A4/D4]	MTIOC8B/ POE11#	SSLC0-A	QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DA TA20-B	IRQ4	AN112
149	TRSYNC1	P97	D23/A23						
150		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	RSPCKC-A	QIO3-B/SDHI_D3- B/MMC_D3-B	LCD_DA TA21-B	IRQ3	AN111
151	VSS								
152	TRDATA5	P96	D22/A22						
153	VCC								
154		PD2	D2[A2/D2]	MTIOC4D/TIC2	MISOC-A/CRX0	QIO2-B/SDHI_D2- B/MMC_D2-B	LCD_DA TA22-B	IRQ2	AN110
155	TRDATA4	P95	D21/A21						
156		PD1	D1[A1/D1]	MTIOC4B/ POE0#	MOSIC-A/CTX0		LCD_DA TA23-B	IRQ1	AN109
157		P94	D20/A20						
158		PD0	D0[A0/D0]	POE4#			LCD_EX TCLK-B	IRQ0	AN108
159		P93	D19/A19	POE0#	CTS7#/RTS7#/ SS7#				AN117

Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (4/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSDI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
69	TRDATA6	P76	CS6#	PO22	ET0_RX_CLK/ REF50CK0/ SMISO11/ SSCL11/RXD11	QSSL-A/ SDHI_CMD-A/ SDSDI_CMD-A/ MMC_CMD-A			
70		PC2	A18	MTIOC4B/ TCLKA/PO21	ET0_RX_DV/ RXD5/SMISO5/ SSCL5/SSLA3-A	SDHI_D3-A/ SDSDI_D3-A/ MMC_CD-A			
71	TRSYNC1	P75	CS5#	PO20	ET0_ERXD0/ RMII0_RXD0/ SCK11/RTS11#	SDHI_D2-A/ SDSDI_D2-A/ MMC_RES#-A			
72	TRDATA5	P74	A20/CS4#	PO19	ET0_ERXD1/ RMII0_RXD1/ SS11#/CTS11#				
73		PC1	A17	MTIOC3A/ TCLKD/PO18	ET0_ERXD2/ SCK5/SSLA2-A			IRQ12	
74	VCC								
75		PC0	A16	MTIOC3C/ TCLKC/PO17	ET0_ERXD3/ CTS5#/RTS5#/ SS5#/SSLA1-A			IRQ14	
76	VSS								
77	TRDATA4	P73	CS3#	PO16	ET0_WOL				
78		PB7	A15	MTIOC3B/ TIOCB5/PO31	ET0_CRS/ RMII0_CRS_DV/ TXD9/SMOSI9/ SSDA9/ SMOSI11/ SSDA11/TXD11	SDSDI_D1-B			
79		PB6	A14	MTIOC3D/ TIOCA5/PO30	ET0_ETXD1/ RMII0_TXD1/ RXD9/SMISO9/ SSCL9/ SMISO11/ SSCL11/RXD11	SDSDI_D0-B			
80		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#	ET0_ETXD0/ RMII0_TXD0/ SCK9/SCK11	SDSDI_CLK-B	LCD_CL K-B*1		
81		PB4	A12	TIOCA4/PO28	ET0_TX_EN/ RMII0_TXD_EN/ CTS9#/RTS9#/ SS9#/SS11#/ CTS11#/RTS11#	SDSDI_CMD-B	LCD_TC ON0-B*1		
82		PB3	A11	MTIOC0A/ MTIOC4A/ TIOC3/ TCLKD/TMO0/ PO27/POE11#	ET0_RX_ER/ RMII0_RX_ER/ SCK4/SCK6	SDSDI_D3-B	LCD_TC ON1-B*1		
83		PB2	A10	TIOCC3/ TCLKC/PO26	ET0_RX_CLK/ REF50CK0/ CTS4#/RTS4#/ SS4#/CTS6#/ RTS6#/SS6#	SDSDI_D2-B	LCD_TC ON2-B*1		
84		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25	ET0_ERXD0/ RMII0_RXD0/ TXD4/SMOSI4/ SSDA4/TXD6/ SMOSI6/SSDA6		LCD_TC ON3-B*1	IRQ4-DS	
85		P72	A19/CS2#		ET0_MDC				
86		P71	A18/CS1#		ET0_MDIO				

Table 1.10 List of Pin and Pin Functions (100-Pin LQFP) (5/5)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSDI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
79		PD7	D7[A7/D7]	MTIC5U/ POE0#	SSLC3-A	QMI-B/QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DA TA17-B*1	IRQ7	AN107
80		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#	SSLC2-A	QMO-B/QIO0-B/ SDHI_D0-B/ MMC_D0-B	LCD_DA TA18-B*1	IRQ6	AN106
81		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ POE10#	SSLC1-A	QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DA TA19-B*1	IRQ5	AN113
82		PD4	D4[A4/D4]	MTIOC8B/ POE11#	SSLC0-A	QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DA TA20-B*1	IRQ4	AN112
83		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	RSPCKC-A	QIO3-B/SDHI_D3- B/MMC_D3-B	LCD_DA TA21-B*1	IRQ3	AN111
84		PD2	D2[A2/D2]	MTIOC4D/TIC2	MISOC-A/CRX0	QIO2-B/SDHI_D2- B/MMC_D2-B	LCD_DA TA22-B*1	IRQ2	AN110
85		PD1	D1[A1/D1]	MTIOC4B/ POE0#	MOSIC-A/CTX0		LCD_DA TA23-B*1	IRQ1	AN109
86		PD0	D0[A0/D0]	POE4#			LCD_EX TCLK-B *1	IRQ0	AN108
87		P47						IRQ15- DS	AN007
88		P46						IRQ14- DS	AN006
89		P45						IRQ13- DS	AN005
90		P44						IRQ12- DS	AN004
91		P43						IRQ11- DS	AN003
92		P42						IRQ10- DS	AN002
93		P41						IRQ9-DS	AN001
94	VREFL0								
95		P40						IRQ8-DS	AN000
96	VREFH0								
97	AVCC0								
98		P07						IRQ15	ADTRG0 #
99	AVSS0								
100		P05						IRQ13	DA1

Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.

Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Table 4.1 List of I/O Registers (Address Order) (10 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 779Dh	ICU	Software Configurable Interrupt B Source Select Register 157	SLIBR157	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 779Eh	ICU	Software Configurable Interrupt B Source Select Register 158	SLIBR158	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 779Fh	ICU	Software Configurable Interrupt B Source Select Register 159	SLIBR159	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A0h	ICU	Software Configurable Interrupt B Source Select Register 160	SLIBR160	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A1h	ICU	Software Configurable Interrupt B Source Select Register 161	SLIBR161	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A2h	ICU	Software Configurable Interrupt B Source Select Register 162	SLIBR162	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A3h	ICU	Software Configurable Interrupt B Source Select Register 163	SLIBR163	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A4h	ICU	Software Configurable Interrupt B Source Select Register 164	SLIBR164	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A5h	ICU	Software Configurable Interrupt B Source Select Register 165	SLIBR165	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A6h	ICU	Software Configurable Interrupt B Source Select Register 166	SLIBR166	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A7h	ICU	Software Configurable Interrupt B Source Select Register 167	SLIBR167	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A8h	ICU	Software Configurable Interrupt B Source Select Register 168	SLIBR168	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77A9h	ICU	Software Configurable Interrupt B Source Select Register 169	SLIBR169	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77AAh	ICU	Software Configurable Interrupt B Source Select Register 170	SLIBR170	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77ABh	ICU	Software Configurable Interrupt B Source Select Register 171	SLIBR171	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77ACh	ICU	Software Configurable Interrupt B Source Select Register 172	SLIBR172	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77ADh	ICU	Software Configurable Interrupt B Source Select Register 173	SLIBR173	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77AEh	ICU	Software Configurable Interrupt B Source Select Register 174	SLIBR174	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77AFh	ICU	Software Configurable Interrupt B Source Select Register 175	SLIBR175	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B0h	ICU	Software Configurable Interrupt B Source Select Register 176	SLIBR176	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B1h	ICU	Software Configurable Interrupt B Source Select Register 177	SLIBR177	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B2h	ICU	Software Configurable Interrupt B Source Select Register 178	SLIBR178	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B3h	ICU	Software Configurable Interrupt B Source Select Register 179	SLIBR179	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B4h	ICU	Software Configurable Interrupt B Source Select Register 180	SLIBR180	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B5h	ICU	Software Configurable Interrupt B Source Select Register 181	SLIBR181	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B6h	ICU	Software Configurable Interrupt B Source Select Register 182	SLIBR182	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B7h	ICU	Software Configurable Interrupt B Source Select Register 183	SLIBR183	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B8h	ICU	Software Configurable Interrupt B Source Select Register 184	SLIBR184	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77B9h	ICU	Software Configurable Interrupt B Source Select Register 185	SLIBR185	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77BAh	ICU	Software Configurable Interrupt B Source Select Register 186	SLIBR186	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB
0008 77BBh	ICU	Software Configurable Interrupt B Source Select Register 187	SLIBR187	8	8	2 ICLK to 1 PCLKB	2 ICLK	ICUB

Table 4.1 List of I/O Registers (Address Order) (20 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9110h	S12AD1	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9112h	S12AD1	A/D Conversion Extended Input Control Register	ADEXICR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9114h	S12AD1	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9116h	S12AD1	A/D Channel Select Register B1	ADANSB1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9118h	S12AD1	A/D Data Duplication Register	ADDBLDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 911Ah	S12AD1	A/D Temperature Sensor Data Register	ADTSDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 911Ch	S12AD1	A/D Internal Reference Voltage Data Register	ADOCDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 911Eh	S12AD1	A/D Self-Diagnosis Data Register	ADRD	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9120h	S12AD1	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9122h	S12AD1	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9124h	S12AD1	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9126h	S12AD1	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9128h	S12AD1	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 912Ah	S12AD1	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 912Ch	S12AD1	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 912Eh	S12AD1	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9130h	S12AD1	A/D Data Register 8	ADDR8	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9132h	S12AD1	A/D Data Register 9	ADDR9	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9134h	S12AD1	A/D Data Register 10	ADDR10	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9136h	S12AD1	A/D Data Register 11	ADDR11	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9138h	S12AD1	A/D Data Register 12	ADDR12	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 913Ah	S12AD1	A/D Data Register 13	ADDR13	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 913Ch	S12AD1	A/D Data Register 14	ADDR14	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 913Eh	S12AD1	A/D Data Register 15	ADDR15	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9140h	S12AD1	A/D Data Register 16	ADDR16	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9142h	S12AD1	A/D Data Register 17	ADDR17	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9144h	S12AD1	A/D Data Register 18	ADDR18	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9146h	S12AD1	A/D Data Register 19	ADDR19	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9148h	S12AD1	A/D Data Register 20	ADDR20	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9163h	S12AD1	A/D Conversion Time Setting Protection Release Register	ADSAMPR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 916Eh	S12AD1	A/D Conversion Time Setting Register	ADSAM	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa

Table 4.1 List of I/O Registers (Address Order) (25 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A046h	SMCI2	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A047h	SCI2	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A048h	SCI2	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A049h	SCI2	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Ah	SCI2	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Bh	SCI2	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Ch	SCI2	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Dh	SCI2	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Eh	SCI2	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Fh	SCI2	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A04Eh	SCI2	Transmit Data Register HL	TDRHL	16	16	4, 5 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A050h	SCI2	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A051h	SCI2	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A050h	SCI2	Receive Data Register HL	RDRHL	16	16	4, 5 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A052h	SCI2	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A060h	SCI3	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A061h	SCI3	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A062h	SCI3	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A063h	SCI3	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A064h	SCI3	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A065h	SCI3	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A066h	SMCI3	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli
0008 A067h	SCI3	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	SClg, SClh, Scli

Table 4.1 List of I/O Registers (Address Order) (35 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C010h	PORTG	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C012h	PORTJ	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C020h	PORT0	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C021h	PORT1	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C023h	PORT3	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C024h	PORT4	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C025h	PORT5	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C026h	PORT6	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C027h	PORT7	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C028h	PORT8	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C029h	PORT9	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Ah	PORTA	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Bh	PORTB	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Ch	PORTC	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Dh	PORTD	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Eh	PORTE	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C02Fh	PORTF	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C030h	PORTG	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C032h	PORTJ	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C040h	PORT0	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C041h	PORT1	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C042h	PORT2	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C043h	PORT3	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C044h	PORT4	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C045h	PORT5	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C046h	PORT6	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C047h	PORT7	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C048h	PORT8	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C049h	PORT9	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C04Ah	PORTA	Port Input Register	PIDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports

Table 4.1 List of I/O Registers (Address Order) (44 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C462h	RTC	Second Capture Register 1	RSECCP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C462h	RTC	BCNT0 Capture Register 1	BCNT0CP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C464h	RTC	Minute Capture Register 1	RMINCP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C464h	RTC	BCNT1 Capture Register 1	BCNT1CP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C466h	RTC	Hour Capture Register 1	RHRCPP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C466h	RTC	BCNT2 Capture Register 1	BCNT2CP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C46Ah	RTC	Date Capture Register 1	RDAYCP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C46Ah	RTC	BCNT3 Capture Register 1	BCNT3CP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C46Ch	RTC	Month Capture Register 1	RMONCP1	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C472h	RTC	Second Capture Register 2	RSECCP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C472h	RTC	BCNT0 Capture Register 2	BCNT0CP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C474h	RTC	Minute Capture Register 2	RMINCP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C474h	RTC	BCNT1 Capture Register 2	BCNT1CP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C476h	RTC	Hour Capture Register 2	RHRCPP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C476h	RTC	BCNT2 Capture Register 2	BCNT2CP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C47Ah	RTC	Date Capture Register 2	RDAYCP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C47Ah	RTC	BCNT3 Capture Register 2	BCNT3CP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C47Ch	RTC	Month Capture Register 2	RMONCP2	8	8	2, 3 PCLKB	2 ICLK	RTCd
0008 C4C0h	POE3	Input Level Control/Status Register 1	ICSR1	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4C2h	POE3	Output Level Control/Status Register 1	OCSR1	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4C4h	POE3	Input Level Control/Status Register 2	ICSR2	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4C6h	POE3	Output Level Control/Status Register 2	OCSR2	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4C8h	POE3	Input Level Control/Status Register 3	ICSR3	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4CAh	POE3	Software Port Output Enable Register	SPOER	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4CBh	POE3	Port Output Enable Control Register 1	POECR1	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4CCh	POE3	Port Output Enable Control Register 2	POECR2	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4D0h	POE3	Port Output Enable Control Register 4	POECR4	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4D2h	POE3	Port Output Enable Control Register 5	POECR5	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4D6h	POE3	Input Level Control/Status Register 4	ICSR4	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4D8h	POE3	Input Level Control/Status Register 5	ICSR5	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4DAh	POE3	Active Level Setting Register 1	ALR1	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4DCh	POE3	Input Level Control/Status Register 6	ICSR6	16	16	2, 3 PCLKB	2 ICLK	POE3a
0008 C4E4h	POE3	MTU0 Pin Select Register 1	M0SELR1	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4E5h	POE3	MTU0 Pin Select Register 2	M0SELR2	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4E6h	POE3	MTU3 Pin Select Register	M3SELR	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4E7h	POE3	MTU4 Pin Select Register 1	M4SELR1	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4E8h	POE3	MTU4 Pin Select Register 2	M4SELR2	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C4EAh	POE3	MTU6 Pin Select Register	M6SELR	8	8	2, 3 PCLKB	2 ICLK	POE3a
0008 C500h	TEMPS	Temperature Sensor Control Register	TSCR	8	8	2, 3 PCLKB	2 ICLK	TEMPS
0008 C5C0h	DA	D/A A/D Synchronous Unit Select Register	DAADUSR	8	8	2, 3 PCLKB	2 ICLK	R12DA
0009 0200h to 0009 03FFh	CAN0	Mailbox Registers 0 to 31	MB0 to 31	128	8, 16, 32*6	2, 3 PCLKB	2 ICLK	CAN
0009 0400h to 0009 041Fh	CAN0	Mask Registers 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN
0009 0420h	CAN0	FIFO Received ID Compare Register 0	FIDCR0	32	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN
0009 0424h	CAN0	FIFO Received ID Compare Register 1	FIDCR1	32	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN
0009 0428h	CAN0	Mask Invalid Register	MKIVLR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN
0009 042Ch	CAN0	Mailbox Interrupt Enable Register	MIER	32	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN

Table 4.1 List of I/O Registers (Address Order) (46 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0009 4204h	CMTW0	Timer Control Register	CMWCR	16	16	2, 3 PCLKB	2 ICLK	CMTW
0009 4208h	CMTW0	Timer I/O Control Register	CMWIOR	16	16	2, 3 PCLKB	2 ICLK	CMTW
0009 4210h	CMTW0	Timer Counter	CMWCNT	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4214h	CMTW0	Compare Match Constant Register	CMWCOR	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4218h	CMTW0	Input Capture Register 0	CMWICR0	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 421Ch	CMTW0	Input Capture Register 1	CMWICR1	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4220h	CMTW0	Output Compare Register 0	CMWOCR0	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4224h	CMTW0	Output Compare Register 1	CMWOCR1	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4280h	CMTW1	Timer Start Register	CMWSTR	16	16	2, 3 PCLKB	2 ICLK	CMTW
0009 4284h	CMTW1	Timer Control Register	CMWCR	16	16	2, 3 PCLKB	2 ICLK	CMTW
0009 4288h	CMTW1	Timer I/O Control Register	CMWIOR	16	16	2, 3 PCLKB	2 ICLK	CMTW
0009 4290h	CMTW1	Timer Counter	CMWCNT	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4294h	CMTW1	Compare Match Constant Register	CMWCOR	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 4298h	CMTW1	Input Capture Register 0	CMWICR0	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 429Ch	CMTW1	Input Capture Register 1	CMWICR1	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 42A0h	CMTW1	Output Compare Register 0	CMWOCR0	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 42A4h	CMTW1	Output Compare Register 1	CMWOCR1	32	32	2, 3 PCLKB	2 ICLK	CMTW
0009 5000h	SDSI	FN1 Access Control Register	FN1ACCR	32	32	10, 11 PCLKB	2 to 6 ICLK	SDSI
0009 5004h	SDSI	Interrupt Enable Control Register 1	INTENCR1	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5005h	SDSI	Interrupt Status Register 1	INTSR1	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5006h	SDSI	SD Command Control Register	SDCMDCR	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5007h	SDSI	SD Command Access Address 0 Register	SDCADD0R	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5008h	SDSI	SD Command Access Address 1 Register	SDCADD1R	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5009h	SDSI	SD Command Access Address 2 Register	SDCADD2R	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 500Ah	SDSI	SDSI Control Register 1	SDSICR1	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 500Bh	SDSI	DMA Control Register 1	DMACR1	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 500Ch	SDSI	Block Counter	BLKCNT	16	16	8, 9 PCLKB	2 to 5 ICLK	SDSI
0009 500Eh	SDSI	Byte Counter	BYTCNT	16	16	8, 9 PCLKB	2 to 5 ICLK	SDSI
0009 5010h	SDSI	DMA Transfer Address Register	DMATRADDR	32	32	10, 11 PCLKB	2 to 6 ICLK	SDSI
0009 5100h	SDSI	SDSI Control Register 2	SDSICR2	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5104h	SDSI	SDSI Control Register 3	SDSICR3	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5108h	SDSI	Interrupt Enable Control Register 2	INTENCR2	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 510Ch	SDSI	Interrupt Status Register 2	INTSR2	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5110h	SDSI	DMA Control Register 2	DMACR2	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5200h to 0009 526Bh	SDSI	CIS Data Register 0 to 26	CISDATAR0 to 26	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5270h	SDSI	FBR Setting Register 1	FBR1	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5274h	SDSI	FBR Setting Register 2	FBR2	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5278h	SDSI	FBR Setting Register 3	FBR3	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 527Ch	SDSI	FBR Setting Register 4	FBR4	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5280h	SDSI	FBR Setting Register 5	FBR5	32	32	2, 3 PCLKB	2 ICLK	SDSI
0009 5800h to 0009 58FFh	SDSI	FN1 Data Register 10 to 163	FN1DATAR10 to 163	8, 32	32	10, 11 PCLKB	2 to 6 ICLK	SDSI
0009 5900h to 0009 59FFh	SDSI	FN1 Data Register 20 to 263	FN1DATAR20 to 263	8, 32	32	10, 11 PCLKB	2 to 6 ICLK	SDSI
0009 5A00h to 0009 5AFFh	SDSI	FN1 Data Register 30 to 363	FN1DATAR30 to 363	8, 32	32	10, 11 PCLKB	2 to 6 ICLK	SDSI
0009 5B00h	SDSI	FN1 Interrupt Vector Register	FN1INTVECR	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5B01h	SDSI	FN1 Interrupt Clear Register	FN1INTCLR	8	8	7, 8 PCLKB	2 to 5 ICLK	SDSI
0009 5C00h to 0009 5FFFh	SDSI	FN1 Data Register 50 to 5255	FN1DATAR50 to 5255	8, 32	32	7, 8 PCLKB	2 to 5 ICLK	SDSI

Table 4.1 List of I/O Registers (Address Order) (54 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1A38h	MTU6	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A39h	MTU7	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A3Ah	MTU	Timer Interrupt Skipping Mode Register B	TITMRB	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A3Bh	MTU	Timer Interrupt Skipping Set Register 2B	TITCR2B	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A3Ch	MTU	Timer Interrupt Skipping Counter 2B	TITCNT2B	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A40h	MTU7	Timer A/D Converter Start Request Control Register	TADCR	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A44h	MTU7	Timer A/D Converter Start Request Cycle Set Register A	TADCORA	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A46h	MTU7	Timer A/D Converter Start Request Cycle Set Register B	TADCORB	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A48h	MTU7	Timer A/D Converter Start Request Cycle Set Buffer Register A	TADCOBRA	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A4Ah	MTU7	Timer A/D Converter Start Request Cycle Set Buffer Register B	TADCOBRB	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A4Ch	MTU6	Timer Control Register 2	TCR2	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A4Dh	MTU7	Timer Control Register 2	TCR2	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A50h	MTU6	Timer Synchronous Clear Register	TSYCR	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A60h	MTU	Timer Waveform Control Register B	TWCRB	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A70h	MTU	Timer Mode Register 2B	TMDR2B	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A72h	MTU6	Timer General Register E	TGRE	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A74h	MTU7	Timer General Register E	TGRE	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A76h	MTU7	Timer General Register F	TGRF	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A80h	MTU	Timer Start Register B	TSTRB	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A81h	MTU	Timer Synchronous Register B	TSYRB	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A84h	MTU	Timer Read/Write Enable Register B	TRWERB	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A93h	MTU6	Noise Filter Control Register 6	NFCR6	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A94h	MTU7	Noise Filter Control Register 7	NFCR7	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1A95h	MTU5	Noise Filter Control Register 5	NFCR5	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C80h	MTU5	Timer Counter U	TCNTU	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C82h	MTU5	Timer General Register U	TGRU	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C84h	MTU5	Timer Control Register U	TCRU	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C85h	MTU5	Timer Control Register 2	TCR2U	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C86h	MTU5	Timer I/O Control Register U	TIORU	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C90h	MTU5	Timer Counter V	TCNTV	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C92h	MTU5	Timer General Register V	TGRV	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C94h	MTU5	Timer Control Register V	TCRV	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C95h	MTU5	Timer Control Register 2	TCR2V	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1C96h	MTU5	Timer I/O Control Register V	TIORV	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CA0h	MTU5	Timer Counter W	TCNTW	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CA2h	MTU5	Timer General Register W	TGRW	16	16	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CA4h	MTU5	Timer Control Register W	TCRW	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CA5h	MTU5	Timer Control Register 2	TCR2W	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CA6h	MTU5	Timer I/O Control Register W	TIORW	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CB2h	MTU5	Timer Interrupt Enable Register	TIER	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CB4h	MTU5	Timer Start Register	TSTR	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 1CB6h	MTU5	Timer Compare Match Clear Register	TCNTCMPCLR	8	8	4, 5 PCLKA	1, 2 ICLK	MTU3a
000C 5800h	BSC	Extended Bus Master Priority Control Register	EBMAPCR	32	32	1, 2 PCLKA	1 ICLK	BSC
000D 0040h	SCI10	Serial Mode Register	SMR	8	8	3, 4 PCLKA	1, 2 ICLK	SCIi
000D 0041h	SCI10	Bit Rate Register	BRR	8	8	3, 4 PCLKA	1, 2 ICLK	SCIi
000D 0042h	SCI10	Serial Control Register	SCR	8	8	3, 4 PCLKA	1, 2 ICLK	SCIi
000D 0043h	SCI10	Transmit Data Register	TDR	8	8	3, 4 PCLKA	1, 2 ICLK	SCIi

Table 4.1 List of I/O Registers (Address Order) (58 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
000E 0400h to 000E 07FCh	GLCDC	Graphic 1 Color Look-up Table 1[0 to 255]	GR1CLUT1[0 to 255]	32	32	5, 6 PCLKA*7	1, 2 ICLK*7	GLCDC
000E 0800h to 000E 0BFCh	GLCDC	Graphic 2 Color Look-up Table 0[0 to 255]	GR2CLUT0[0 to 255]	32	32	5, 6 PCLKA*7	1, 2 ICLK*7	GLCDC
000E 0C00h to 000E 0FFCh	GLCDC	Graphic 2 Color Look-up Table 1[0 to 255]	GR2CLUT1[0 to 255]	32	32	5, 6 PCLKA*7	1, 2 ICLK*7	GLCDC
000E 1000h	GLCDC	Background Generating Block Operation Control Register	BGEN	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1004h	GLCDC	Free-Running Period Register	BGPERI	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1008h	GLCDC	Synchronization Position Register	BGSYNC	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 100Ch	GLCDC	Vertical Size Register	BGVSIZE	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1010h	GLCDC	Horizontal Size Register	BGHSIZE	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1014h	GLCDC	Background Color Register	BGCOLOR	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1018h	GLCDC	Background Generating Block Status Monitor Register	BGMON	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1100h	GLCDC	Graphic 1 Register Update Control Register	GR1VEN	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1104h	GLCDC	Graphic 1 Frame Buffer Read Control Register	GR1FLMRD	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 110Ch	GLCDC	Graphic 1 Frame Buffer Control Register 2	GR1FLM2	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1110h	GLCDC	Graphic 1 Frame Buffer Control Register 3	GR1FLM3	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1118h	GLCDC	Graphic 1 Frame Buffer Control Register 5	GR1FLM5	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 111Ch	GLCDC	Graphic 1 Frame Buffer Control Register 6	GR1FLM6	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1120h	GLCDC	Graphic 1 Alpha Blending Control Register 1	GR1AB1	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1124h	GLCDC	Graphic 1 Alpha Blending Control Register 2	GR1AB2	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1128h	GLCDC	Graphic 1 Alpha Blending Control Register 3	GR1AB3	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 112Ch	GLCDC	Graphic 1 Alpha Blending Control Register 4	GR1AB4	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1130h	GLCDC	Graphic 1 Alpha Blending Control Register 5	GR1AB5	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1134h	GLCDC	Graphic 1 Alpha Blending Control Register 6	GR1AB6	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1138h	GLCDC	Graphic 1 Alpha Blending Control Register 7	GR1AB7	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 113Ch	GLCDC	Graphic 1 Alpha Blending Control Register 8	GR1AB8	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1140h	GLCDC	Graphic 1 Alpha Blending Control Register 9	GR1AB9	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 114Ch	GLCDC	Graphic 1 Background Color Control Register	GR1BASE	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1150h	GLCDC	Graphic 1 CLUT/Interrupt Control Register	GR1CLUTINT	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1154h	GLCDC	Graphic 1 Status Monitor Register	GR1MON	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1200h	GLCDC	Graphic 2 Register Update Control Register	GR2VEN	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1204h	GLCDC	Graphic 2 Frame Buffer Read Control Register	GR2FLMRD	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 120Ch	GLCDC	Graphic 2 Frame Buffer Control Register 2	GR2FLM2	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1210h	GLCDC	Graphic 2 Frame Buffer Control Register 3	GR2FLM3	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1218h	GLCDC	Graphic 2 Frame Buffer Control Register 5	GR2FLM5	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 121Ch	GLCDC	Graphic 2 Frame Buffer Control Register 6	GR2FLM6	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1220h	GLCDC	Graphic 2 Alpha Blending Control Register 1	GR2AB1	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1224h	GLCDC	Graphic 2 Alpha Blending Control Register 2	GR2AB2	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1228h	GLCDC	Graphic 2 Alpha Blending Control Register 3	GR2AB3	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 122Ch	GLCDC	Graphic 2 Alpha Blending Control Register 4	GR2AB4	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1230h	GLCDC	Graphic 2 Alpha Blending Control Register 5	GR2AB5	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1234h	GLCDC	Graphic 2 Alpha Blending Control Register 6	GR2AB6	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1238h	GLCDC	Graphic 2 Alpha Blending Control Register 7	GR2AB7	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 123Ch	GLCDC	Graphic 2 Alpha Blending Control Register 8	GR2AB8	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1240h	GLCDC	Graphic 2 Alpha Blending Control Register 9	GR2AB9	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 124Ch	GLCDC	Graphic 2 Background Color Control Register	GR2BASE	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1250h	GLCDC	Graphic 2 CLUT/Interrupt Control Register	GR2CLUTINT	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC
000E 1254h	GLCDC	Graphic 2 Status Monitor Register	GR2MON	32	32	2, 3 PCLKA	1, 2 ICLK	GLCDC

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Rating

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V

Item		Symbol	Value	Unit
Power supply voltage		VCC, VCC_USB	−0.3 to +4.0	V
V _{BATT} power supply voltage		V _{BATT}	−0.3 to +4.0	V
Input voltage (except for ports for 5 V tolerant*1)		V _{in}	−0.3 to VCC + 0.3 (up to 4.0)	V
Input voltage (ports for 5 V tolerant*1)		V _{in}	−0.3 to VCC + 4.0 (up to 5.8)	V
Reference power supply voltage		VREFH0	−0.3 to AVCC0 + 0.3 (up to 4.0)	V
Analog power supply voltage		AVCC0, AVCC1*2	−0.3 to +4.0	V
Analog input voltage		V _{AN}	−0.3 to AVCC + 0.3 (up to 4.0)	V
Junction temperature	D version	T _j	−40 to +105	°C
	G version	T _j	−40 to +125	°C
Storage temperature		T _{stg}	−55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC_USB pins to VCC, and the AVSS0, AVSS1, and VSS_USB pins to VSS.

When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively.

Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 μF as close as possible to every power supply pin and use the shortest and heaviest possible traces.

Table 5.2 Recommended operating conditions

Item	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage*1	VCC	2.7	—	3.6	V
	VSS	—	0	—	V
V _{BATT} power supply voltage	V _{BATT}	2.0	—	3.6	V
USB power supply voltage	VCC_USB	—	VCC	—	V
	VSS_USB	—	0	—	V
Analog power supply voltage*1, *2	AVCC0	—	VCC	—	V
	AVSS0	—	0	—	V
	AVCC1	—	VCC	—	V
	AVSS1	—	0	—	V
	VREFH0	2.7	—	AVCC0	V
	VREFL0	—	0	—	V
Input voltage (except for 5 V tolerant ports, except for ports 03, 05 and 40 to 47)*3	V _{in}	−0.3	—	VCC + 0.3	V
Input voltage (ports 03, 05 and 40 to 47)	V _{in}	−0.3	—	AVCC + 0.3	V
Input voltage (5V tolerant ports 11 to 17, ports 20 and 21, ports 30 to 33, port 67, and ports C0 to C3)*4	V _{in}	−0.3	—	VCC + 3.6 (up to 5.5)	V
Input voltage (5V tolerant port 07)	V _{in}	−0.3	—	AVCC + 3.6 (up to 5.5)	V
Operating temperature (D version)	T _{opr}	−40	—	85	°C
Operating temperature (G version)	T _{opr}	−40	—	105	°C

Note 1. Comply with the following potential condition: VCC = AVCC0 = AVCC1 = VCC_USB

Note 2. For details, see section 53.6.11, Voltage Range of Analog Power Supply Pins in the User's Manual: Hardware.

Note 3. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 4. For P32, P31, and P30, input as follows when the V_{BATT} power supply is selected.

V_{in} Min. = −0.3, Max. = V_{BATT} + 0.3 (V_{BATT} = 2.0 to 3.6 V)




Figure 5.59 RMII Reception Timing (Error Occurrence)




Figure 5.60 WOL Output Timing (RMII)




Figure 5.61 MII Transmission Timing (Normal Operation)

Table 5.47 12-Bit A/D (Unit 1) Conversion Characteristics

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AVCC0$,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = 0$ V,
 $PCLKB = PCLKD = 1$ MHz to 60 MHz, $T_a = T_{opr}$

Item		Min.	Typ.	Max.	Unit	Test Conditions
Resolution		8	—	12	Bit	
Conversion time*1 (Operation at PCLK = 60 MHz)	Permissible signal source impedance (max.) = 1.0 kΩ	0.88 (0.633)*2	—	—	μs	Sampling in 38 states (ADSAM.SAM = 1)
Conversion time*1 (Operation at PCLK = 30 MHz)		1 (0.500)*2	—	—	μs	Sampling in 15 states (ADSAM.SAM = 1)
Analog input capacitance		—	—	30	pF	
Offset error		—	±2.0	±3.5	LSB	
Full-scale error		—	±2.0	±3.5	LSB	
Quantization error		—	±0.5	—	LSB	
Absolute accuracy		—	±4.0	±6.0	LSB	
DNL differential nonlinearity error (Operation at PCLK = 60 MHz)		—	±1.5	±4.0	LSB	
DNL differential nonlinearity error (Operation at PCLK = 30 MHz)		—	±1.5	±2.5	LSB	
INL integral nonlinearity error (Operation at PCLK = 60 MHz)		—	±2.0	±4.0	LSB	
INL integral nonlinearity error (Operation at PCLK = 30 MHz)		—	±2.0	±3.5	LSB	

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

Table 5.48 A/D Internal Reference Voltage Characteristics

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AVCC0$,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = 0$ V,
 $PCLKB = PCLKD = 60$ MHz, $T_a = T_{opr}$


Item	Min.	Typ.	Max.	Unit	Test Conditions
A/D internal reference voltage	1.13	1.18	1.23	V	

5.9 Oscillation Stop Detection Timing

Table 5.52 Oscillation Stop Detection Circuit Characteristics

Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq VREFH0 \leq AVCC0$,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 5.80

**Figure 5.80 Oscillation Stop Detection Timing**

5.11 Flash Memory Characteristics

Table 5.54 Code Flash Memory Characteristics

Conditions: $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AV_{CC0}$,
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS_USB} = 0$ V,
 Temperature range for programming/erasure: $T_a = T_{opr}$

Item		Symbol	FCLK = 4 MHz			FCLK = 15 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time N _{PEC} ≤ 100 times	128 bytes	t _{P128}	—	0.75	13.2	—	0.38	6.6	—	0.34	6	ms
	8 Kbytes	t _{P8K}	—	49	176	—	25	88	—	22	80	ms
	32 Kbytes	t _{P32K}	—	194	704	—	97	352	—	88	320	ms
Programming time N _{PEC} > 100 times	128 bytes	t _{P128}	—	0.91	15.8	—	0.46	8	—	0.41	7.2	ms
	8 Kbytes	t _{P8K}	—	60	212	—	30	106	—	27	96	ms
	32 Kbytes	t _{P32K}	—	234	848	—	117	424	—	106	384	ms
Erasure time N _{PEC} ≤ 100 times	8 Kbytes	t _{E8K}	—	78	216	—	48	132	—	43	120	ms
	32 Kbytes	t _{E32K}	—	283	864	—	173	528	—	157	480	ms
Erasure time N _{PEC} > 100 times	8 Kbytes	t _{E8K}	—	94	260	—	58	158	—	52	144	ms
	32 Kbytes	t _{E32K}	—	341	1040	—	208	632	—	189	576	ms
Reprogramming/erasure cycle* ¹		N _{PEC}	10000 * ²	—	—	10000 * ²	—	—	10000 * ²	—	—	Times
Suspend delay time during programming		t _{SPD}	—	—	264	—	—	132	—	—	120	μs
First suspend delay time during erasing (in suspend priority mode)		t _{SESD1}	—	—	216	—	—	132	—	—	120	μs
Second suspend delay time during erasure (in suspend priority mode)		t _{SESD2}	—	—	1.7	—	—	1.7	—	—	1.7	ms
Suspend delay time during erasure (in erasure priority mode)		t _{SEED}	—	—	1.7	—	—	1.7	—	—	1.7	ms
Forced stop command		t _{FD}	—	—	32	—	—	22	—	—	20	μs
Data hold time* ³		t _{DRP}	10	—	—	10	—	—	10	—	—	Year

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times ($n = 1000$), erasing can be performed n times for each block. For instance, when 128-byte programming is performed 64 times for different addresses in 8-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the value of the minimum value).

Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.