



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 29x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56519adfb-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56519adfb-30</a>

**Table 1.1 Outline of Specifications (9/9)**

Classification	Module/Function	Description
Safety	Clock frequency accuracy measurement circuit (CAC)	<ul style="list-style-type: none"> <li>Monitors the clock output from the main clock oscillator, sub-clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB, and generates interrupts when the setting range is exceeded.</li> </ul>
	Data operation circuit (DOC)	<ul style="list-style-type: none"> <li>The function to compare, add, or subtract 16-bit data</li> </ul>
Encryption function	AESa*2	<ul style="list-style-type: none"> <li>Key lengths: 128, 192, and 256 bits</li> <li>Support for CFB, OFB, and CMAC operating modes</li> <li>Speed of calculations: 128-bit key length in 22 cycles 192-bit key length in 26 cycles 256-bit key length in 30 cycles</li> <li>Compliant with FIPS PUB 197</li> </ul>
	True random number generator (RNG)*2	<ul style="list-style-type: none"> <li>Length of random numbers: 16 bits</li> <li>Generation of random-number-generated interrupts after a number is generated</li> <li>Random number generation time: 1.9 ms (typ)</li> </ul>
	Trusted Secure IP (TSIP)*2	<ul style="list-style-type: none"> <li>Security algorithm Common key encryption: AES (compliant with NIST FIPS PUB 197), 3DES, ARC4 Non-common key encryption: RSA</li> <li>Other features TRNG (true-random number generator) Hash value generation: SHA1, SHA224, SHA256, GHASH Support of unique ID</li> </ul>
Operating frequency	Up to 120 MHz	
Power supply voltage	VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0, V <sub>BATT</sub> = 2.0 to 3.6 V	
Operating temperature	D-version: -40 to +85°C G-version: -40 to +105°C	
Package	177-pin TFLGA (PTLG0177KA-A) 176-pin LFBGA (PLBG0176GA-A) 176-pin LFQFP (PLQP0176KB-A) 145-pin TFLGA (PTLG0145KA-A) 144-pin LFQFP (PLQP0144KA-B) 100-pin TFLGA (PTLG0100JA-A) 100-pin LFQFP (PLQP0100KB-B)	
On-chip debugging system	<ul style="list-style-type: none"> <li>E1 emulator (JTAG and FINE interfaces)</li> <li>E20 emulator (JTAG interface)</li> </ul>	

Note 1. Magic Packet™ is a registered trademark of Advanced Micro Devices, Inc.

Note 2. The product part number differs according to whether or not the MCU includes the encryption function.

Note 3. The product part number differs according to whether or not the MCU includes an SDHI (SD host interface)/SDSI (SD slave interface) (products with 1 Mbyte of code flash memory or less).


Note 4. When the realtime clock is not used, initialize the registers in the time clock according to description in section 31.6.7, Initialization Procedure When the Realtime Clock is Not to be Used in the User's Manual: Hardware.

**Table 1.4 Pin Functions (8/8)**

<b>Classifications</b>	<b>Pin Name</b>	<b>I/O</b>	<b>Description</b>
I/O ports	P00 to P03, P05, P07	I/O	6-bit input/output pins
	P10 to P17	I/O	8-bit input/output pins
	P20 to P27	I/O	8-bit input/output pins
	P30 to P37	I/O	8-bit input/output pins (P35: input pin)
	P40 to P47	I/O	8-bit input/output pins
	P50 to P57	I/O	8-bit input/output pins
	P60 to P67	I/O	8-bit input/output pins
	P70 to P77	I/O	8-bit input/output pins
	P80 to P87	I/O	8-bit input/output pins
	P90 to P97	I/O	8-bit input/output pins
	PA0 to PA7	I/O	8-bit input/output pins
	PB0 to PB7	I/O	8-bit input/output pins
	PC0 to PC7	I/O	8-bit input/output pins
	PD0 to PD7	I/O	8-bit input/output pins
	PE0 to PE7	I/O	8-bit input/output pins
	PF0 to PF5	I/O	6-bit input/output pins
	PG0 to PG7	I/O	8-bit input/output pins
	PJ0 to PJ3, PJ5	I/O	5-bit input/output pins

Note: Note the following regarding pin names. For details, see section 1.5, Pin Assignments.

- We recommend using pins that have a letter ("A", "B", etc.) to indicate group membership appended to their names as groups.
- For the RSPI, QSPI, SDHI, SDSI, MMC, and GLCDC interfaces, the AC portion of the electrical characteristics is measured for each group.
- Pins that have "-DS" appended to their names can be used as triggers for release from deep software standby.
- RIIC pin functions that have [FM+] appended to their names support fast-mode plus.



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.6, List of Pin and Pin Functions (176-Pin LFQFP).

**Figure 1.5 Pin Assignment (176-Pin LFQFP)**

**Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (8/8)**

Pin Number 176-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
160		P92	D18/A18	POE4#	RXD7/SMISO7/SSCL7				AN116
161		P91	D17/A17		SCK7				AN115
162	VSS								
163		P90	D16/A16		TXD7/SMOSI7/SSDA7				AN114
164	VCC								
165		P47						IRQ15-DS	AN007
166		P46						IRQ14-DS	AN006
167		P45						IRQ13-DS	AN005
168		P44						IRQ12-DS	AN004
169		P43						IRQ11-DS	AN003
170		P42						IRQ10-DS	AN002
171		P41						IRQ9-DS	AN001
172	VREFL0								
173		P40						IRQ8-DS	AN000
174	VREFH0								
175	AVCC0								
176		P07						IRQ15	ADTRG0 #

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

**Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (1/5)**

Pin Number 100-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, I2C, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
A1		P05						IRQ13	DA1
A2	AVCC1								
A3		P07						IRQ15	ADTRG0 #
A4	VREFL0								
A5		P43						IRQ11- DS	AN003
A6		PD0	D0[A0/D0]	POE4#			LCD_EX TCLK-B *1	IRQ0	AN108
A7		PD4	D4[A4/D4]	MTIOC8B/ POE11#	SSLC0-A	QSSL_B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DA TA20-B*1	IRQ4	AN112
A8		PE0	D8[A8/D8]/ D0[A0/D0]*1	MTIOC3D	SCK12/SSLB1-B	MMC_D4-B	LCD_DA TA16-B*1		ANEX0
A9		PE1	D9[A9/D9]/ D1[A1/D1]*1	MTIOC4C/ MTIOC3B/ PO18	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/SSLB2- B	MMC_D5-B	LCD_DA TA15-B*1		ANEX1
A10		PE2	D10[A10/ D10]/D2[A2/ D2]*1	MTIOC4A/ PO23/TIC3	RXD12/ SMISO12/ SSCL12/ RXDX12/SSLB3- B	MMC_D6-B	LCD_DA TA14-B*1	IRQ7-DS	AN100
B1	EMLE								
B2	AVSS0								
B3	AVCC0								
B4		P40						IRQ8-DS	AN000
B5		P44						IRQ12- DS	AN004
B6		PD1	D1[A1/D1]	MTIOC4B/ POE0#	MOSIC-A/CTX0		LCD_DA TA23-B*1	IRQ1	AN109
B7		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	RSPCKC-A	QIO3-B/SDHI_D3- B/MMC_D3-B	LCD_DA TA21-B*1	IRQ3	AN111
B8		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#	SSLC2-A	QMO-B/QIO0-B/ SDHI_D0-B/ MMC_D0-B	LCD_DA TA18-B*1	IRQ6	AN106
B9		PD7	D7[A7/D7]	MTIC5U/ POE0#	SSLC3-A	QMI-B/QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DA TA17-B*1	IRQ7	AN107
B10		PE3	D11[A11/ D11]/D3[A3/ D3]*1	MTIOC4B/ PO26/TOC3/ POE8#	ET0_ERXD3/ CTS12#/RTS12#/SS12#	MMC_D7-B	LCD_DA TA13-B*1		AN101
C1	VCL								
C2	AVSS1								
C3		PJ3	EDACK1	MTIOC3C	ET0_EXOUT/ CTS6#/RTS6#/ SS6#/CTS0#/ RTS0#/SS0#				
C4	VREFH0								
C5		P42						IRQ10- DS	AN002
C6		P47						IRQ15- DS	AN007

**Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (5/5)**

Pin Number 100-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
J6	VCC_USB								
J7		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2/SSLB1-A				
J8		PC4	A20/CS3#	MTIOC3D/MTCLKC/TMCI1/PO25/POE0#	ET0_TX_CLK/SCK5/CTS8#/RTS8#/SS8#/SS10#/CTS10#/RTS10#/SSLA0-A				
J9		PC0	A16	MTIOC3C/TCLKC/PO17	ET0_ERXD3/CTS5#/RTS5#/SS5#/SSLA1-A			IRQ14	
J10		PC1	A17	MTIOC3A/TCLKD/PO18	ET0_ERXD2/SCK5/SSLA2-A			IRQ12	
K1		P23	EDACK0	MTIOC3D/MTCLKD/TIOC3D/PO3	TXD3/SMOSI3/SSDA3/CTS0#/RTS0#/SS0#				
K2		P22	EDREQ0	MTIOC3B/MTCLKC/TIOCC3/TMO0/PO2	SCK0/USB0_OVRCURB				
K3		P20		MTIOC1A/TIOCB3/TMRI0/PO0	TXD0/SMOSI0/SSDA0/SDA1*1/USB0_ID			IRQ8	
K4		P14		MTIOC3A/MTCLKA/TIOCB5/TCLKA/TMRI2/PO15	CTS1#/RTS1#/SS1#/CTX1/USB0_OVRCURA			IRQ4	
K5					USB0_DM				
K6					USB0_DP				
K7		P51	WR1#/BC1#/WAIT#		SCK2/SSLB2-A				
K8		PC5	D3[A3/D3]*1/A21/CS2#/WAIT#	MTIOC3B/MTCLKD/TMRI2/PO29	ET0_ETXD2/SCK8/SCK10/RSPCKA-A				
K9		PC3	A19	MTIOC4D/TCLKB/PO24	ET0_TX_ER/TXD5/SMOSI5/SSDA5				
K10		PC2	A18	MTIOC4B/TCLKA/PO21	ET0_RX_DV/RXD5/SMISO5/SSCL5/SSLA3-A				

Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.

Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

**Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (1/5)**

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
1	AVCC1								
2	EMLE								
3	AVSS1								
4		PJ3	EDACK1	MTIOC3C	ET0_EXOUT/ CTS6#/RTS6#/SS6#/CTS0#/RTS0#/SS0#				
5	VCL								
6	VBATT								
7	MD/FINED								
8	XCIN								
9	XCOUT								
10	RES#								
11	XTAL	P37							
12	VSS								
13	EXTAL	P36							
14	VCC								
15	UPSEL	P35						NMI	
16	TRST#	P34		MTIOC0A/ TMC13/PO12/ POE10#	ET0_LINKSTA/ SCK6/SCK0			IRQ4	
17		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMR13/PO11/ POE4#/POE11#	RXD6/SMISO6/ SSCL6/RXD0/ SMISO0/SSCL0/ CRX0			IRQ3-DS	
18		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/POE10#	TXD6/SMOSI6/ SSDA6/TXD0/ SMOSI0/SSDA0/ CTX0/ USB0_VBUSEN			IRQ2-DS	
19	TMS	P31		MTIOC4D/ TMC12/PO9/ RTCIC1	CTS1#/RTS1#/SS1#/SSLB0-A			IRQ1-DS	
20	TDI	P30		MTIOC4B/ TMR13/PO8/ RTCIC0/ POE8#	RXD1/SMISO1/ SSCL1/MISOB-A			IRQ0-DS	
21	TCK	P27	CS7#	MTIOC2B/ TMC13/PO7	SCK1/RSPCKB-A				
22	TDO	P26	CS6#	MTIOC2A/ TMO1/PO6	TXD1/SMOSI1/ SSDA1/CTS3#/RTS3#/SS3#/MOSIB-A				
23		P25	CS5#/EDACK1	MTIOC4C/ MTCLKB/TIOCA4/PO5	RXD3/SMISO3/ SSCL3			ADTRG0#	
24		P24	CS4#/EDREQ1	MTIOC4A/ MTCLKA/TIOCB4/ TMR11/PO4	SCK3/ USB0_VBUSEN				
25		P23	EDACK0	MTIOC3D/ MTCLKD/TIOCD3/PO3	TXD3/SMOSI3/ SSDA3/CTS0#/RTS0#/SS0#				

**Table 4.1 List of I/O Registers (Address Order) (24 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A024h	SCI1	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A025h	SCI1	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A026h	SMCI1	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A027h	SCI1	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A028h	SCI1	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A029h	SCI1	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Ah	SCI1	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Bh	SCI1	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Ch	SCI1	I <sup>2</sup> C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Dh	SCI1	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Eh	SCI1	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Fh	SCI1	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A02Eh	SCI1	Transmit Data Register HL	TDRHL	16	16	4, 5 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A030h	SCI1	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A031h	SCI1	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A030h	SCI1	Receive Data Register HL	RDRHL	16	16	4, 5 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A032h	SCI1	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A040h	SCI2	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A041h	SCI2	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A042h	SCI2	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A043h	SCI2	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A044h	SCI2	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A045h	SCI2	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii

**Table 4.1 List of I/O Registers (Address Order) (39 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C102h	MPC	CS Output Pin Select Register 0	PFCSS0	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C103h	MPC	CS Output Pin Select Register 1	PFCSS1	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C104h	MPC	Address Output Enable Register 0	PFAOE0	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C105h	MPC	Address Output Enable Register 1	PFAOE1	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C106h	MPC	External Bus Control Register 0	PFBCR0	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C107h	MPC	External Bus Control Register 1	PFBCR1	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C108h	MPC	External Bus Control Register 2	PFBCR2	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C109h	MPC	External Bus Control Register 3	PFBCR3	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C10Eh	MPC	Ethernet Control Register	PFENET	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C11Fh	MPC	Write-Protect Register	PWPR	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C128h	PORT0	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C129h	PORT1	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C12Ah	PORT2	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C12Bh	PORT3	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C12Dh	PORT5	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C12Fh	PORT7	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C130h	PORT8	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C131h	PORT9	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C132h	PORTA	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C133h	PORTB	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C134h	PORTC	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C135h	PORTD	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C136h	PORTE	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C138h	PORTG	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C13Ah	PORTJ	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C140h	MPC	P00 Pin Function Control Register	P00PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C141h	MPC	P01 Pin Function Control Register	P01PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C142h	MPC	P02 Pin Function Control Register	P02PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C143h	MPC	P03 Pin Function Control Register	P03PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C145h	MPC	P05 Pin Function Control Register	P05PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C147h	MPC	P07 Pin Function Control Register	P07PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C148h	MPC	P10 Pin Function Control Register	P10PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C149h	MPC	P11 Pin Function Control Register	P11PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Ah	MPC	P12 Pin Function Control Register	P12PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Bh	MPC	P13 Pin Function Control Register	P13PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Ch	MPC	P14 Pin Function Control Register	P14PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Dh	MPC	P15 Pin Function Control Register	P15PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Eh	MPC	P16 Pin Function Control Register	P16PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C14Fh	MPC	P17 Pin Function Control Register	P17PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C150h	MPC	P20 Pin Function Control Register	P20PFS	8	8	2, 3 PCLKB	2 ICLK	MPC
0008 C151h	MPC	P21 Pin Function Control Register	P21PFS	8	8	2, 3 PCLKB	2 ICLK	MPC

**Table 4.1 List of I/O Registers (Address Order) (47 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
000A 0000h	USB0	System Configuration Control Register	SYSCFG	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 0004h	USB0	System Configuration Status Register 0	SYSSTS0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0008h	USB0	Device State Control Register 0	DVSTCTR0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0014h	USB0	CFIFO Port Register	CFIFO	16	8, 16	3, 4 PCLKB	2 ICLK	USBb
000A 0018h	USB0	D0FIFO Port Register	D0FIFO	16	8, 16	3, 4 PCLKB	2 ICLK	USBb
000A 001Ch	USB0	D1FIFO Port Register	D1FIFO	16	8, 16	3, 4 PCLKB	2 ICLK	USBb
000A 0020h	USB0	CFIFO Port Select Register	CFIFOSEL	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 0022h	USB0	CFIFO Port Control Register	CFIFOCTR	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 0028h	USB0	D0FIFO Port Select Register	D0FIFOSEL	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 002Ah	USB0	D0FIFO Port Control Register	D0FIFOCTR	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 002Ch	USB0	D1FIFO Port Select Register	D1FIFOSEL	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 002Eh	USB0	D1FIFO Port Control Register	D1FIFOCTR	16	16	3, 4 PCLKB	2 ICLK	USBb
000A 0030h	USB0	Interrupt Enable Register 0	INTENB0	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0032h	USB0	Interrupt Enable Register 1	INTENB1	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0036h	USB0	BRDY Interrupt Enable Register	BRDYENB	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0038h	USB0	NRDY Interrupt Enable Register	NRDYENB	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 003Ah	USB0	BEMP Interrupt Enable Register	BEMPENB	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 003Ch	USB0	SOF Output Configuration Register	SOFCFG	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0040h	USB0	Interrupt Status Register 0	INTSTS0	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0042h	USB0	Interrupt Status Register 1	INTSTS1	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0046h	USB0	BRDY Interrupt Status Register	BRDYSTS	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0048h	USB0	NRDY Interrupt Status Register	NRDYSTS	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 004Ah	USB0	BEMP Interrupt Status Register	BEMPSTS	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 004Ch	USB0	Frame Number Register	FRMNUM	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 004Eh	USB0	Device State Change Register	DVCHGR	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0050h	USB0	USB Address Register	USBADDR	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0054h	USB0	USB Request Type Register	USBREQ	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0056h	USB0	USB Request Value Register	USBVAL	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 0058h	USB0	USB Request Index Register	USBINDX	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb
000A 005Ah	USB0	USB Request Length Register	USBLENG	16	16	9 PCLKB or more	Frequency with $1 + 9 \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$	USBb

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Rating**

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB	-0.3 to +4.0	V
V <sub>BATT</sub> power supply voltage	V <sub>BATT</sub>	-0.3 to +4.0	V
Input voltage (except for ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to VCC + 0.3 (up to 4.0)	V
Input voltage (ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to VCC + 4.0 (up to 5.8)	V
Reference power supply voltage	VREFH0	-0.3 to AVCC0 + 0.3 (up to 4.0)	V
Analog power supply voltage	AVCC0, AVCC1 <sup>*2</sup>	-0.3 to +4.0	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AVCC + 0.3 (up to 4.0)	V
Junction temperature	D version	T <sub>j</sub>	°C
	G version	T <sub>j</sub>	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC\_USB pins to VCC, and the AVSS0, AVSS1, and VSS\_USB pins to VSS.

When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively.

Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 µF as close as possible to every power supply pin and use the shortest and heaviest possible traces.

**Table 5.2 Recommended operating conditions**

Item	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage <sup>*1</sup>	VCC	2.7	—	3.6	V
	VSS	—	0	—	V
V <sub>BATT</sub> power supply voltage	V <sub>BATT</sub>	2.0	—	3.6	V
	VCC_USB	—	VCC	—	V
USB power supply voltage	VSS_USB	—	0	—	V
	AVCC0	—	VCC	—	V
Analog power supply voltage <sup>*1, *2</sup>	AVSS0	—	0	—	V
	AVCC1	—	VCC	—	V
	AVSS1	—	0	—	V
	VREFH0	2.7	—	AVCC0	V
	VREFL0	—	0	—	V
	V <sub>in</sub>	-0.3	—	VCC + 0.3	V
Input voltage (ports 03, 05 and 40 to 47) <sup>*3</sup>	V <sub>in</sub>	-0.3	—	AVCC + 0.3	V
Input voltage (5V tolerant ports 11 to 17, ports 20 and 21, ports 30 to 33, port 67, and ports C0 to C3) <sup>*4</sup>	V <sub>in</sub>	-0.3	—	VCC + 3.6 (up to 5.5)	V
Input voltage (5V tolerant port 07)	V <sub>in</sub>	-0.3	—	AVCC + 3.6 (up to 5.5)	V
Operating temperature (D version)	T <sub>opr</sub>	-40	—	85	°C
Operating temperature (G version)	T <sub>opr</sub>	-40	—	105	°C

Note 1. Comply with the following potential condition: VCC = AVCC0 = AVCC1 = VCC\_USB

Note 2. For details, see section 53.6.11, Voltage Range of Analog Power Supply Pins in the User's Manual: Hardware.

Note 3. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 4. For P32, P31, and P30, input as follows when the V<sub>BATT</sub> power supply is selected.V<sub>in</sub> Min. = -0.3, Max. = V<sub>BATT</sub> + 0.3 (V<sub>BATT</sub> = 2.0 to 3.6 V)




Figure 5.16 Address/Data Multiplexed Bus Read Access Timing




Figure 5.17 Address/Data Multiplexed Bus Write Access Timing







Figure 5.22 External Bus Timing/External Wait Control

**Figure 5.24 SDRAM Space Single Write Bus Timing**

**Figure 5.26 SDRAM Space Multiple Write Bus Timing**



Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

**Figure 5.29 SDRAM Space Self-Refresh Bus Timing**

### 5.3.7 Timing of On-Chip Peripheral Modules

**Table 5.26 I/O Port Timing**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = VCC\_USB = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq VREFH0 \leq AVCC0$ ,

$VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0$  V,


$PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$ ,

Output load conditions:  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $C = 30$  pF,

High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
I/O ports	Input data pulse width	$t_{PRW}$	1.5	—	$t_{PBcyc}$	Figure 5.33

Note 1.  $t_{PBcyc}$ : PCLKB cycle



**Figure 5.33 I/O Port Input Timing**


**Table 5.40 MMC Host Interface Timing**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T<sub>a</sub> = T<sub>opr</sub>, Output load conditions: V<sub>OH</sub> = VCC × 0.5, V<sub>OL</sub> = VCC × 0.5, C = 30 pF, High-drive output is selected by the driving ability control register.

Item	Symbol	Min.*1	Max.	Unit	Test Conditions*2
MMCIF	t <sub>MMCPP</sub>	2 × t <sub>PBcyc</sub>	—	ns	Figure 5.55
	t <sub>MMCWH</sub>	6.5	—	ns	
	t <sub>MMCWL</sub>	6.5	—	ns	
	t <sub>MMCLH</sub>	—	3	ns	
	t <sub>MMCHL</sub>	—	3	ns	
	t <sub>MMCODY</sub>	-6.6	6.6	ns	
	t <sub>MMCISU</sub>	8	—	ns	
	t <sub>MMCIH</sub>	2.5	—	ns	

Note 1. t<sub>PBcyc</sub>: PCLKB cycle

Note 2. We recommend using pins that have a letter ("A", "B", etc.) to indicate group membership appended to their names as groups. For the MMC interface, the AC portion of the electrical characteristics is measured for each group.


**Figure 5.55 MMC Interface**

## 5.9 Oscillation Stop Detection Timing

**Table 5.52 Oscillation Stop Detection Circuit Characteristics**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = VCC\_USB = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0$  V,  
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	$t_{dr}$	—	—	1	ms	Figure 5.80



**Figure 5.80 Oscillation Stop Detection Timing**

**Table 5.55 Data Flash Memory Characteristics**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,  
VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V,  
Temperature range for programming/erasure: T<sub>a</sub> = T<sub>opr</sub>

Item	Symbol	FCLK = 4 MHz			FCLK = 15 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	4 bytes	t <sub>DP4</sub>	—	0.36	3.8	—	0.18	1.9	—	0.16	1.7 ms
Erasure time	64 bytes	t <sub>DP64</sub>	—	3.1	18	—	1.9	11	—	1.7	10 ms
	128 bytes	t <sub>DP128</sub>	—	4.7	27	—	2.9	16	—	2.6	15 ms
	256 bytes	t <sub>DP256</sub>	—	8.9	50	—	5.4	31	—	4.9	28 ms
Blank check time	4 bytes	t <sub>DBC4</sub>	—	—	84	—	—	33	—	—	30 μs
Reprogramming/erasure cycle*1	N <sub>DPEC</sub>	100000 *2	—	—	100000 *2	—	—	100000 *2	—	—	Times
Suspend delay time during programming	t <sub>DSPD</sub>	—	—	264	—	—	132	—	—	120	μs
First suspend delay time during erasure (in suspend priority mode)	64 bytes	—	—	—	216	—	—	132	—	—	120 μs
	128 bytes	—	—	—	216	—	—	132	—	—	120 μs
	256 bytes	—	—	—	216	—	—	132	—	—	120 μs
Second suspend delay time during erasure (in suspend priority mode)	64 bytes	—	—	—	300	—	—	300	—	—	300 μs
	128 bytes	—	—	—	390	—	—	390	—	—	390 μs
	256 bytes	—	—	—	570	—	—	570	—	—	570 μs
Suspend delay time during erasing (in suspend priority mode)	64 bytes	—	—	—	300	—	—	300	—	—	300 μs
	128 bytes	—	—	—	390	—	—	390	—	—	390 μs
	256 bytes	—	—	—	570	—	—	570	—	—	570 μs
Forced stop command	t <sub>FD</sub>	—	—	32	—	—	22	—	—	20	μs
Data hold time*3	t <sub>DDRP</sub>	10	—	—	10	—	—	10	—	—	Year

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the value of the minimum value).

Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.