




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | RXv2                                                                                                                                                                            |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 120MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB                                                                                    |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 78                                                                                                                                                                              |
| Program Memory Size        | 768KB (768K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 256K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 22x12b; D/A 1x12b                                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-TFLGA                                                                                                                                                                       |
| Supplier Device Package    | 100-TFLGA (7x7)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565n7bdlj-20">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565n7bdlj-20</a> |

**Table 1.1 Outline of Specifications (4/9)**

| Classification              | Module/Function                        | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------------|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Event link controller (ELC) |                                        | <ul style="list-style-type: none"> <li>Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions.</li> <li>83 internal event signals can be freely combined for interlinked operation with connected functions.</li> <li>Event signals from peripheral modules can be used to change the states of output pins (of ports B and E).</li> <li>Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Timers                      | 16-bit timer pulse unit (TPUa)         | <ul style="list-style-type: none"> <li>(16 bits × 6 channels) × 1 unit</li> <li>Maximum of 16 pulse-input/output possible</li> <li>Select from among seven or eight counter-input clock signals for each channel</li> <li>Input capture/output compare function</li> <li>Output of PWM waveforms in up to 15 phases in PWM mode</li> <li>Support for buffered operation, phase-counting mode (two phase encoder input) and cascade-connected operation (32 bits × 2 channels) depending on the channel.</li> <li>PPG output trigger can be generated</li> <li>Capable of generating conversion start triggers for the A/D converters</li> <li>Digital filtering of signals from the input capture pins</li> <li>Event linking by the ELC</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                             | Multifunction timer pulse unit (MTU3a) | <ul style="list-style-type: none"> <li>9 channels (16 bits × 8 channels, 32 bits × 1 channel)</li> <li>Maximum of 28 pulse-input/output and 3 pulse-input possible</li> <li>Select from among 14 counter-input clock signals for each channel (PCLKA/1, PCLKA/2, PCLKA/4, PCLKA/8, PCLKA/16, PCLKA/32, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A)</li> <li>14 of the signals are available for channel 0, 11 are available for channels 1, 3, 4, 6 to 8, 12 are available for channel 2, and 10 are available for channel 5.</li> <li>Input capture function</li> <li>39 output compare/input capture registers</li> <li>Counter clear operation (synchronous clearing by compare match/input capture)</li> <li>Simultaneous writing to multiple timer counters (TCNT)</li> <li>Simultaneous register input/output by synchronous counter operation</li> <li>Buffered operation</li> <li>Support for cascade-connected operation</li> <li>43 interrupt sources</li> <li>Automatic transfer of register data</li> <li>Pulse output mode               <ul style="list-style-type: none"> <li>Toggle/PWM/complementary PWM/reset-synchronized PWM</li> </ul> </li> <li>Complementary PWM output mode               <ul style="list-style-type: none"> <li>Outputs non-overlapping waveforms for controlling 3-phase inverters</li> <li>Automatic specification of dead times</li> <li>PWM duty cycle: Selectable as any value from 0% to 100%</li> <li>Delay can be applied to requests for A/D conversion.</li> <li>Non-generation of interrupt requests at peak or trough values of counters can be selected.</li> <li>Double buffer configuration</li> </ul> </li> <li>Reset synchronous PWM mode               <ul style="list-style-type: none"> <li>Three phases of positive and negative PWM waveforms can be output with desired duty cycles.</li> </ul> </li> <li>Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2)</li> <li>Counter functionality for dead-time compensation</li> <li>Generation of triggers for A/D converter conversion</li> <li>A/D converter start triggers can be skipped</li> <li>Digital filter function for signals on the input capture and external counter clock pins</li> <li>PPG output trigger can be generated</li> <li>Event linking by the ELC</li> </ul> |
|                             | Port output enable 3 (POE3a)           | <ul style="list-style-type: none"> <li>Control of the high-impedance state of the MTU3 waveform output pins</li> <li>5 pins for input from signal sources: POE0#, POE4#, POE8#, POE10#, POE11#</li> <li>Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level)</li> <li>Initiation by oscillation-stoppage detection or software</li> <li>Additional programming of output control target pins is enabled</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|                             | Programmable pulse generator (PPG)     | <ul style="list-style-type: none"> <li>(4 bits × 4 groups) × 2 units</li> <li>Pulse output with the MTU or TPU output as a trigger</li> <li>Maximum of 32 pulse-output possible</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

**Table 1.4 Pin Functions (3/8)**

| Classifications                        | Pin Name                                   | I/O    | Description                                                                    |
|----------------------------------------|--------------------------------------------|--------|--------------------------------------------------------------------------------|
| 16-bit timer pulse unit                | TIOCA0, TIOCB0, TIOCC0, TIOCD0             | I/O    | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins   |
|                                        | TIOCA1, TIOCB1                             | I/O    | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins  |
|                                        | TIOCA2, TIOCB2                             | I/O    | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins  |
|                                        | TIOCA3, TIOCB3, TIOCC3, TIOCD3             | I/O    | The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins   |
|                                        | TIOCA4, TIOCB4                             | I/O    | The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins  |
|                                        | TIOCA5, TIOCB5                             | I/O    | The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins  |
|                                        | TCLKA, TCLKB, TCLKC, TCLKD                 | Input  | Input pins for external clock signals or for phase counting mode clock signals |
| Programmable pulse generator           | PO0 to PO31                                | Output | Output pins for the pulse signals                                              |
| 8-bit timer                            | TMO0 to TMO3                               | Output | Compare match output pins                                                      |
|                                        | TMCI0 to TMCI3                             | Input  | Input pins for external clocks to be input to the counter                      |
|                                        | TMRI0 to TMRI3                             | Input  | Input pins for the counter reset                                               |
| Compare match timer W                  | TIC0 to TIC3                               | Input  | Input pins for CMTW                                                            |
|                                        | TOC0 to TOC3                               | Output | Output pins for CMTW                                                           |
| Serial communications interface (SCIg) | • Asynchronous mode/clock synchronous mode |        |                                                                                |
|                                        | SCK0 to SCK9                               | I/O    | Input/output pins for the clock                                                |
|                                        | RXD0 to RXD9                               | Input  | Input pins for received data                                                   |
|                                        | TXD0 to TXD9                               | Output | Output pins for transmitted data                                               |
|                                        | CTS0# to CTS9#                             | Input  | Input pins for controlling the start of transmission and reception             |
|                                        | RTS0# to RTS9#                             | Output | Output pins for controlling the start of transmission and reception            |
|                                        | • Simple I <sup>2</sup> C mode             |        |                                                                                |
|                                        | SSCL0 to SSCL9                             | I/O    | Input/output pins for the I <sup>2</sup> C clock                               |
|                                        | SSDA0 to SSDA9                             | I/O    | Input/output pins for the I <sup>2</sup> C data                                |
|                                        | • Simple SPI mode                          |        |                                                                                |
|                                        | SCK0 to SCK9                               | I/O    | Input/output pins for the clock                                                |
|                                        | SMISO0 to SMISO9                           | I/O    | Input/output pins for slave transmission of data                               |
|                                        | SMOSI0 to SMOSI9                           | I/O    | Input/output pins for master transmission of data                              |
|                                        | SS0# to SS9#                               | Input  | Chip-select input pins                                                         |




Figure 1.5 Pin Assignment (176-Pin LFQFP)

**Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (5/8)**

| Pin Number<br>177-Pin<br>TFLGA<br>176-Pin<br>LFBGA | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC          | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC)   | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB)                      | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDSDI,<br>MMCIF, PDC) | GLCDC            | Interrupt | A/D<br>D/A  |
|----------------------------------------------------|-----------------------------------------|----------|----------------------------------|---------------------------------------------------------------|---------------------------------------------------------------------------------|----------------------------------------------------------------------------|------------------|-----------|-------------|
| L4                                                 |                                         | P25      | CS5#/<br>EDACK1                  | MTIOC4C/<br>MTCLKB/<br>TIOCA4/PO5                             | RXD3/SMISO3/<br>SSCL3                                                           | SDHI_CD/HSYNC                                                              |                  |           | ADTRG0<br># |
| L12                                                |                                         | PB6      | A14                              | MTIOC3D/<br>TIOCA5/PO30                                       | ET0_ETXD1/<br>RMII0_TXD1/<br>RXD9/SMISO9/<br>SSCL9/<br>SMISO11/<br>SSCL11/RXD11 | SDSI_D0-B                                                                  |                  |           |             |
| L13                                                |                                         | PB3      | A11                              | MTIOC0A/<br>MTIOC4A/<br>TIOCD3/<br>TCLKD/TMO0/<br>PO27/POE11# | ET0_RX_ER/<br>RMII0_RX_ER/<br>SCK4/SCK6                                         | SDSI_D3-B                                                                  | LCD_TC<br>ON1-B  |           |             |
| L14                                                |                                         | PB1      | A9                               | MTIOC0C/<br>MTIOC4C/<br>TIOCB3/<br>TMCIO/PO25                 | ET0_ERXD0/<br>RMII0_RXD0/<br>TXD4/SMOSI4/<br>SSDA4/TXD6/<br>SMOSI6/SSDA6        |                                                                            | LCD_TC<br>ON3-B  | IRQ4-DS   |             |
| L15                                                |                                         | P72      | A19/CS2#                         |                                                               | ET0_MDC                                                                         |                                                                            | LCD_DA<br>TA23-A |           |             |
| M1                                                 |                                         | P27      | CS7#                             | MTIOC2B/<br>TMCIO/PO7                                         | SCK1/RSPCKB-<br>A                                                               |                                                                            |                  |           |             |
| M2                                                 |                                         | P26      | CS6#                             | MTIOC2A/<br>TMO1/PO6                                          | TXD1/SMOSI1/<br>SSDA1/CTS3#/<br>RTS3#/SS3#/<br>MOSIB-A                          |                                                                            |                  |           |             |
| M3                                                 |                                         | P24      | CS4#/<br>EDREQ1                  | MTIOC4A/<br>MTCLKA/<br>TIOCB4/<br>TMRI1/PO4                   | SCK3/<br>USB0_VBUSEN                                                            | SDHI_WP/PIXCLK                                                             |                  |           |             |
| M4                                                 |                                         | P86      |                                  | MTIOC4D/<br>TIOCA0                                            | SMISO10/<br>SSCL10/RXD10                                                        | PIXD1                                                                      |                  |           |             |
| M5                                                 |                                         | PJ2      |                                  |                                                               | TXD8/SMOSI8/<br>SSDA8/SSLC3-B                                                   |                                                                            | LCD_TC<br>ON2-A  |           |             |
| M6                                                 |                                         | PJ1      |                                  | MTIOC6A                                                       | RXD8/SMISO8/<br>SSCL8/SSLC2-B                                                   |                                                                            | LCD_TC<br>ON3-A  |           |             |
| M7                                                 |                                         | P85      |                                  | MTIOC6C/<br>TIOCC0                                            |                                                                                 |                                                                            | LCD_DA<br>TA1-A  |           |             |
| M8                                                 |                                         | P55      | D0[A0/D0]/<br>EDREQ0             | MTIOC4D/<br>TMO3                                              | ET0_EXOUT/<br>TXD7/SMOSI7/<br>SSDA7/MISOC-<br>B/CRX1                            |                                                                            | LCD_DA<br>TA5-A  | IRQ10     |             |
| M9                                                 |                                         | P50      | WR0#/WR#                         |                                                               | TXD2/SMOSI2/<br>SSDA2/SSLB1-A                                                   |                                                                            |                  |           |             |
| M10                                                |                                         | PC5      | D3[A3/D3]/<br>A21/CS2#/<br>WAIT# | MTIOC3B/<br>MTCLKD/<br>TMRI2/PO29                             | ET0_ETXD2/<br>SCK8/SCK10/<br>RSPCKA-A                                           | MMC_D5-A                                                                   | LCD_DA<br>TA11-A |           |             |
| M11                                                |                                         | P81      | EDACK0                           | MTIOC3D/<br>PO27                                              | ET0_ETXD0/<br>RMII0_TXD0/<br>SMISO10/<br>SSCL10/RXD10                           | QIO3-A/SDHI_CD/<br>MMC_D3-A                                                | LCD_DA<br>TA13-A |           |             |
| M12                                                |                                         | P77      | CS7#                             | PO23                                                          | ET0_RX_ER/<br>RMII0_RX_ER/<br>SMOSI11/<br>SSDA11/TXD11                          | QSPCLK-A/<br>SDHI_CLK-A/<br>SDSI_CLK-A/<br>MMC_CLK-A                       | LCD_DA<br>TA17-A |           |             |
| M13                                                |                                         | PB7      | A15                              | MTIOC3B/<br>TIOCB5/PO31                                       | ET0_CRS/<br>RMII0_CRS_DV/<br>TXD9/SMOSI9/<br>SSDA9/<br>SMOSI11/<br>SSDA11/TXD11 | SDSI_D1-B                                                                  |                  |           |             |

**Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (5/8)**

| Pin Number | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC)   | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB)                      | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDI,<br>MMCIF, PDC) | GLCDC            | Interrupt | A/D<br>D/A |
|------------|-----------------------------------------|----------|-------------------------|---------------------------------------------------------------|---------------------------------------------------------------------------------|--------------------------------------------------------------------------|------------------|-----------|------------|
| 92         | VSS                                     |          |                         |                                                               |                                                                                 |                                                                          |                  |           |            |
| 93         |                                         | P73      | CS3#                    | PO16                                                          | ET0_WOL                                                                         |                                                                          | LCD_EX<br>TCLK-A |           |            |
| 94         |                                         | PB7      | A15                     | MTIOC3B/<br>TIOCB5/PO31                                       | ET0_CRS/<br>RMII0_CRS_DV/<br>TXD9/SMOSI9/<br>SSDA9/<br>SMOSI11/<br>SSDA11/TXD11 | SDSI_D1-B                                                                |                  |           |            |
| 95         |                                         | PB6      | A14                     | MTIOC3D/<br>TIOCA5/PO30                                       | ET0_ETXD1/<br>RMII0_TXD1/<br>RXD9/SMISO9/<br>SSCL9/<br>SMISO11/<br>SSCL11/RXD11 | SDSI_D0-B                                                                |                  |           |            |
| 96         |                                         | PB5      | A13                     | MTIOC2A/<br>MTIOC1B/<br>TIOCB4/<br>TMRI1/PO29/<br>POE4#       | ET0_ETXD0/<br>RMII0_TXD0/<br>SCK9/SCK11                                         | SDSI_CLK-B                                                               | LCD_CL<br>K-B    |           |            |
| 97         |                                         | PB4      | A12                     | TIOCA4/PO28                                                   | ET0_TX_EN/<br>RMII0_TXD_EN/<br>CTS9#/RTS9#/<br>SS9#/SS11#/<br>CTS11#/RTS11#     | SDSI_CMD-B                                                               | LCD_TC<br>ON0-B  |           |            |
| 98         |                                         | PB3      | A11                     | MTIOC0A/<br>MTIOC4A/<br>TIOC3D/<br>TCLKD/TMO0/<br>PO27/POE11# | ET0_RX_ER/<br>RMII0_RX_ER/<br>SCK4/SCK6                                         | SDSI_D3-B                                                                | LCD_TC<br>ON1-B  |           |            |
| 99         |                                         | PB2      | A10                     | TIOCC3/<br>TCLKC/PO26                                         | ET0_RX_CLK/<br>REF50CK0/<br>CTS4#/RTS4#/<br>SS4#/CTS6#/<br>RTS6#/SS6#           | SDSI_D2-B                                                                | LCD_TC<br>ON2-B  |           |            |
| 100        |                                         | PB1      | A9                      | MTIOC0C/<br>MTIOC4C/<br>TIOCB3/<br>TMCI0/PO25                 | ET0_ERXD0/<br>RMII0_RXD0/<br>TXD4/SMOSI4/<br>SSDA4/TXD6/<br>SMOSI6/SSDA6        |                                                                          | LCD_TC<br>ON3-B  | IRQ4-DS   |            |
| 101        |                                         | P72      | A19/CS2#                |                                                               | ET0_MDC                                                                         |                                                                          | LCD_DA<br>TA23-A |           |            |
| 102        |                                         | P71      | A18/CS1#                |                                                               | ET0_MDIO                                                                        |                                                                          |                  |           |            |
| 103        | VCC                                     |          |                         |                                                               |                                                                                 |                                                                          |                  |           |            |
| 104        |                                         | PB0      | A8                      | MTIC5W/<br>TIOCA3/PO24                                        | ET0_ERXD1/<br>RMII0_RXD1/<br>RXD4/SMISO4/<br>SSCL4/RXD6/<br>SMISO6/SSCL6        |                                                                          | LCD_DA<br>TA0-B  | IRQ12     |            |
| 105        | VSS                                     |          |                         |                                                               |                                                                                 |                                                                          |                  |           |            |
| 106        |                                         | PA7      | A7                      | TIOCB2/PO23                                                   | ET0_WOL/<br>MISOA-B                                                             |                                                                          | LCD_DA<br>TA1-B  |           |            |
| 107        |                                         | PA6      | A6                      | MTIC5V/<br>MTCLKB/<br>TIOCA2/<br>TMCI3/PO22/<br>POE10#        | ET0_EXOUT/<br>CTS5#/RTS5#/<br>SS5#/MOSIA-B                                      |                                                                          | LCD_DA<br>TA2-B  |           |            |
| 108        |                                         | PA5      | A5                      | MTIOC6B/<br>TIOCB1/PO21                                       | ET0_LINKSTA/<br>RSPCKA-B                                                        |                                                                          | LCD_DA<br>TA3-B  |           |            |

**Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (5/7)**

| Pin Number       |                                         |          |                                    | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC)  | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB)                                                 | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDSDI,<br>MMCIF, PDC) | GLCDC           | Interrupt | A/D<br>D/A  |
|------------------|-----------------------------------------|----------|------------------------------------|--------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|-----------------|-----------|-------------|
| 145-Pin<br>TFLGA | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC            |                                                              |                                                                                                            |                                                                            |                 |           |             |
| K7               |                                         | P51      | WR1#/<br>BC1#/<br>WAIT#            |                                                              | SCK2/SSLB2-A                                                                                               |                                                                            |                 |           |             |
| K8               | VCC                                     |          |                                    |                                                              |                                                                                                            |                                                                            |                 |           |             |
| K9               | TRDATA0                                 | P80      | EDREQ0                             | MTIOC3B/<br>PO26                                             | ET0_TX_EN/<br>RMII0_TXD_EN/<br>SCK10/RTS10#                                                                | QIO2-A/SDHI_WP/<br>MMC_D2-A                                                |                 |           |             |
| K10              | TRDATA6                                 | P76      | CS6#                               | PO22                                                         | ET0_RX_CLK/<br>REF50CK0/<br>SMISO11/<br>SSCL11/RXD11                                                       | QSSL-A/<br>SDHI_CMD-A/<br>SDSI_CMD-A/<br>MMC_CMD-A                         |                 |           |             |
| K11              |                                         | PB7      | A15                                | MTIOC3B/<br>TIOCB5/PO31                                      | ET0_CRS/<br>RMII0_CRS_DV/<br>TXD9/SMOSI9/<br>SSDA9/<br>SMOSI11/<br>SSDA11/TXD11                            | SDSI_D1-B                                                                  |                 |           |             |
| K12              |                                         | PB6      | A14                                | MTIOC3D/<br>TIOCA5/PO30                                      | ET0_ETXD1/<br>RMII0_TXD1/<br>RXD9/SMISO9/<br>SSCL9/<br>SMISO11/<br>SSCL11/RXD11                            | SDSI_D0-B                                                                  |                 |           |             |
| K13              |                                         | PB5      | A13                                | MTIOC2A/<br>MTIOC1B/<br>TIOCB4/<br>TMRI1/PO29/<br>POE4#      | ET0_ETXD0/<br>RMII0_TXD0/<br>SCK9/SCK11                                                                    | SDSI_CLK-B                                                                 | LCD_CL<br>K-B*1 |           |             |
| L1               |                                         | P25      | CS5#/<br>EDACK1                    | MTIOC4C/<br>MTCLKB/<br>TIOCA4/PO5                            | RXD3/SMISO3/<br>SSCL3                                                                                      | SDHI_CD/HSYNC                                                              |                 |           | ADTRG0<br># |
| L2               |                                         | P23      | EDACK0                             | MTIOC3D/<br>MTCLKD/<br>TIOCD3/PO3                            | TXD3/SMOSI3/<br>SSDA3/CTS0#/<br>RTS0#SS0#                                                                  | SDHI_D1-C/PIXD7                                                            |                 |           |             |
| L3               |                                         | P16      |                                    | MTIOC3C/<br>MTIOC3D/<br>TIOCB1/<br>TCLKC/TMO2/<br>PO14/RTCOU | TXD1/SMOSI1/<br>SSDA1/RXD3/<br>SMISO3/SSCL3/<br>SCL2-DS/<br>USB0_VBUSEN/<br>USB0_VBUS/<br>USB0_OVRCUR<br>B |                                                                            |                 | IRQ6      | ADTRG0<br># |
| L4               |                                         | P24      | CS4#/<br>EDREQ1                    | MTIOC4A/<br>MTCLKA/<br>TIOCB4/<br>TMRI1/PO4                  | SCK3/<br>USB0_VBUSEN                                                                                       | SDHI_WP/PIXCLK                                                             |                 |           |             |
| L5               |                                         | P13      |                                    | MTIOC0B/<br>TIOCA5/TMO3/<br>PO13                             | TXD2/SMOSI2/<br>SSDA2/<br>SDA0[FM+]                                                                        |                                                                            |                 | IRQ3      | ADTRG1<br># |
| L6               |                                         | P56      | EDACK1                             | MTIOC3C/<br>TIOCA1                                           | SCK7*1                                                                                                     |                                                                            |                 |           |             |
| L7               |                                         | P52      | RD#                                |                                                              | RXD2/SMISO2/<br>SSCL2/SSLB3-A                                                                              |                                                                            |                 |           |             |
| L8               | TRCLK                                   | P83      | EDACK1                             | MTIOC4C                                                      | ET0_CRS/<br>RMII0_CRS_DV/<br>SCK10/SS10#/<br>CTS10#                                                        |                                                                            |                 |           |             |
| L9               |                                         | PC5      | D3[A3/D3]*1/<br>A21/CS2#/<br>WAIT# | MTIOC3B/<br>MTCLKD/<br>TMRI2/PO29                            | ET0_ETXD2/<br>SCK8/SCK10/<br>RSPCKA-A                                                                      | MMC_D5-A                                                                   |                 |           |             |
| L10              |                                         | PC4      | A20/CS3#                           | MTIOC3D/<br>MTCLKC/<br>TMC11/PO25/<br>POE0#                  | ET0_TX_CLK/<br>SCK5/CTS8#/<br>RTS8#SS8#/<br>SS10#CTS10#/<br>RTS10#SSLA0-<br>A                              | QMI-A/QIO1-A/<br>SDHI_D1-A/<br>SDSI_D1-A/<br>MMC_D1-A                      |                 |           |             |

**Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (6/7)**

| Pin Number       |                                         |          |                          | Timer                                                                    | Communication                                                                | Memory Interface<br>Camera Interface                 |       |           |             |
|------------------|-----------------------------------------|----------|--------------------------|--------------------------------------------------------------------------|------------------------------------------------------------------------------|------------------------------------------------------|-------|-----------|-------------|
| 145-Pin<br>TFLGA | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC  | (MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC)                       | (ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB)                                    | (QSPI, SDHI, SDSDI,<br>MMCIF, PDC)                   | GLCDC | Interrupt | A/D<br>D/A  |
| L11              |                                         | PC2      | A18                      | MTIOC4B/<br>TCLKA/PO21                                                   | ET0_RX_DV/<br>RXD5/SMISO5/<br>SSCL5/SSLA3-A                                  | SDHI_D3-A/<br>SDSI_D3-A/<br>MMC_CD-A                 |       |           |             |
| L12              | TRDATA4                                 | P73      | CS3#                     | PO16                                                                     | ET0_WOL                                                                      |                                                      |       |           |             |
| L13              | VSS                                     |          |                          |                                                                          |                                                                              |                                                      |       |           |             |
| M1               |                                         | P22      | EDREQ0                   | MTIOC3B/<br>MTCLKC/<br>TIOCC3/<br>TMO0/PO2                               | SCK0/<br>USB0_OVRCUR<br>B                                                    | SDHI_D0-C*1/<br>PIXD6                                |       |           |             |
| M2               |                                         | P17      |                          | MTIOC3A/<br>MTIOC3B/<br>MTIOC4B/<br>TIOCB0/<br>TCLKD/TMO1/<br>PO15/POE8# | SCK1/TXD3/<br>SMOSI3/SSDA3/<br>SDA2-DS                                       | SDHI_D3-C*1/<br>PIXD3                                |       | IRQ7      | ADTRG1<br># |
| M3               |                                         | P86      |                          | MTIOC4D/<br>TIOCA0                                                       | SMISO10/<br>SSCL10/RXD10                                                     | PIXD1                                                |       |           |             |
| M4               |                                         | P12      |                          | TMC11                                                                    | RXD2/SMISO2/<br>SSCL2/<br>SCL0[FM+]                                          |                                                      |       | IRQ2      |             |
| M5               | VCC_USB                                 |          |                          |                                                                          |                                                                              |                                                      |       |           |             |
| M6               | VSS_USB                                 |          |                          |                                                                          |                                                                              |                                                      |       |           |             |
| M7               |                                         | P50      | WR0#/WR#                 |                                                                          | TXD2/SMOSI2/<br>SSDA2/SSLB1-A                                                |                                                      |       |           |             |
| M8               |                                         | PC6      | D2[A2/D2]*1/<br>A22/CS1# | MTIOC3C/<br>MTCLKA/<br>TMC12/PO30/<br>TIC0                               | ET0_ETXD3/<br>RXD8/SMISO8/<br>SSCL8/<br>SMISO10/<br>SSCL10/RXD10/<br>MOSIA-A | MMC_D6-A                                             |       | IRQ13     |             |
| M9               | TRDATA1                                 | P81      | EDACK0                   | MTIOC3D/<br>PO27                                                         | ET0_ETXD0/<br>RMII0_TXD0/<br>SMISO10/<br>SSCL10/RXD10                        | QIO3-A/SDHI_CD/<br>MMC_D3-A                          |       |           |             |
| M10              | TRDATA7                                 | P77      | CS7#                     | PO23                                                                     | ET0_RX_ER/<br>RMII0_RX_ER/<br>SMOSI11/<br>SSDA11/TXD11                       | QSPCLK-A/<br>SDHI_CLK-A/<br>SDSI_CLK-A/<br>MMC_CLK-A |       |           |             |
| M11              |                                         | PC0      | A16                      | MTIOC3C/<br>TCLKC/PO17                                                   | ET0_ERXD3/<br>CTS5#/RTS5#/<br>SS5#/SSLA1-A                                   |                                                      |       | IRQ14     |             |
| M12              |                                         | PC1      | A17                      | MTIOC3A/<br>TCLKD/PO18                                                   | ET0_ERXD2/<br>SCK5/SSLA2-A                                                   |                                                      |       | IRQ12     |             |
| M13              | VCC                                     |          |                          |                                                                          |                                                                              |                                                      |       |           |             |
| N1               |                                         | P21      |                          | MTIOC1B/<br>MTIOC4A/<br>TIOCA3/<br>TMC10/PO1                             | RXD0/SMISO0/<br>SSCL0/SCL1*1/<br>USB0_EXICEN                                 | SDHI_CLK-C*1/<br>PIXD5                               |       | IRQ9      |             |
| N2               |                                         | P20      |                          | MTIOC1A/<br>TIOCB3/<br>TMRI0/PO0                                         | TXD0/SMOSI0/<br>SSDA0/SDA1*1/<br>USB0_ID                                     | SDHI_CMD-C*1/<br>PIXD4                               |       | IRQ8      |             |
| N3               |                                         | P87      |                          | MTIOC4C/<br>TIOCA2                                                       | SMOSI10/<br>SSDA10/TXD10                                                     | SDHI_D2-C*1/<br>PIXD2                                |       |           |             |
| N4               |                                         | P14      |                          | MTIOC3A/<br>MTCLKA/<br>TIOCB5/<br>TCLKA/TMRI2/<br>PO15                   | CTS1#/RTS1#/<br>SS1#/CTX1/<br>USB0_OVRCUR<br>A                               |                                                      |       | IRQ4      |             |
| N5               |                                         |          |                          |                                                                          | USB0_DM                                                                      |                                                      |       |           |             |
| N6               |                                         |          |                          |                                                                          | USB0_DP                                                                      |                                                      |       |           |             |

## 4. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

### (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

### (2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

#### [Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value from the I/O register to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

#### [Instruction examples]

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```

**Table 4.1 List of I/O Registers (Address Order) (27 / 61)**

| Address    | Module Symbol | Register Name                    | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 A08Ah | SCI4          | I <sup>2</sup> C Mode Register 2 | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Bh | SCI4          | I <sup>2</sup> C Mode Register 3 | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Ch | SCI4          | I <sup>2</sup> C Status Register | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Dh | SCI4          | SPI Mode Register                | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Eh | SCI4          | Transmit Data Register H         | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Fh | SCI4          | Transmit Data Register L         | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A08Eh | SCI4          | Transmit Data Register HL        | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A090h | SCI4          | Receive Data Register H          | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A091h | SCI4          | Receive Data Register L          | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A090h | SCI4          | Receive Data Register HL         | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A092h | SCI4          | Modulation Duty Register         | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A0h | SCI5          | Serial Mode Register             | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A1h | SCI5          | Bit Rate Register                | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A2h | SCI5          | Serial Control Register          | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A3h | SCI5          | Transmit Data Register           | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A4h | SCI5          | Serial Status Register           | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A5h | SCI5          | Receive Data Register            | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A6h | SMCI5         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A7h | SCI5          | Serial Extended Mode Register    | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A8h | SCI5          | Noise Filter Setting Register    | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0A9h | SCI5          | I <sup>2</sup> C Mode Register 1 | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0AAh | SCI5          | I <sup>2</sup> C Mode Register 2 | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |
| 0008 A0ABh | SCI5          | I <sup>2</sup> C Mode Register 3 | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h, SC1i |

**Table 4.1 List of I/O Registers (Address Order) (36 / 61)**

| Address    | Module Symbol | Register Name                 | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|-------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                               |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 C04Bh | PORTB         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C04Ch | PORTC         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C04Dh | PORTD         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C04Eh | PORTE         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C04Fh | PORTF         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C050h | PORTG         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C052h | PORTJ         | Port Input Register           | PIDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C060h | PORT0         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C061h | PORT1         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C062h | PORT2         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C063h | PORT3         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C064h | PORT4         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C065h | PORT5         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C066h | PORT6         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C067h | PORT7         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C068h | PORT8         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C069h | PORT9         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Ah | PORTA         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Bh | PORTB         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Ch | PORTC         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Dh | PORTD         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Eh | PORTE         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C06Fh | PORTF         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C070h | PORTG         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C072h | PORTJ         | Port Mode Register            | PMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C080h | PORT0         | Open-Drain Control Register 0 | ODR0            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C081h | PORT0         | Open-Drain Control Register 1 | ODR1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C082h | PORT1         | Open-Drain Control Register 0 | ODR0            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C083h | PORT1         | Open-Drain Control Register 1 | ODR1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C084h | PORT2         | Open-Drain Control Register 0 | ODR0            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |
| 0008 C085h | PORT2         | Open-Drain Control Register 1 | ODR1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | I/O Ports        |


**Table 4.1 List of I/O Registers (Address Order) (43 / 61)**

| Address                  | Module Symbol | Register Name                          | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function      |
|--------------------------|---------------|----------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|-----------------------|
|                          |               |                                        |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                       |
| 0008 C2A0h to 0008 C2BFh | SYSTEM        | Deep Standby Backup Registers 0 to 31  | DPSBKR0 to 31   | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   | Low Power Consumption |
| 0008 C400h               | RTC           | 64-Hz Counter                          | R64CNT          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C402h               | RTC           | Second Counter                         | RSECCNT         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C402h               | RTC           | Binary Counter 0                       | BCNT0           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C404h               | RTC           | Minute Counter                         | RMINCNT         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C404h               | RTC           | Binary Counter 1                       | BCNT1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C406h               | RTC           | Hour Counter                           | RHRCNT          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C406h               | RTC           | Binary Counter 2                       | BCNT2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C408h               | RTC           | Day-of-Week Counter                    | RWKCNT          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C408h               | RTC           | Binary Counter 3                       | BCNT3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C40Ah               | RTC           | Date Counter                           | RDAYCNT         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C40Ch               | RTC           | Month Counter                          | RMONCNT         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C40Eh               | RTC           | Year Counter                           | RYRCNT          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C410h               | RTC           | Second Alarm Register                  | RSECAR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C410h               | RTC           | Binary Counter 0 Alarm Register        | BCNT0AR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C412h               | RTC           | Minute Alarm Register                  | RMINAR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C412h               | RTC           | Binary Counter 1 Alarm Register        | BCNT1AR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C414h               | RTC           | Hour Alarm Register                    | RHRAR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C414h               | RTC           | Binary Counter 2 Alarm Register        | BCNT2AR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C416h               | RTC           | Day-of-Week Alarm Register             | RWKAR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C416h               | RTC           | Binary Counter 3 Alarm Register        | BCNT3AR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C418h               | RTC           | Date Alarm Register                    | RDAYAR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C418h               | RTC           | Binary Counter 0 Alarm Enable Register | BCNT0AER        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Ah               | RTC           | Month Alarm Register                   | RMONAR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Ah               | RTC           | Binary Counter 1 Alarm Enable Register | BCNT1AER        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Ch               | RTC           | Year Alarm Register                    | RYRAR           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Ch               | RTC           | Binary Counter 2 Alarm Enable Register | BCNT2AER        | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Eh               | RTC           | Year Alarm Enable Register             | RYRAREN         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C41Eh               | RTC           | Binary Counter 3 Alarm Enable Register | BCNT3AER        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C422h               | RTC           | RTC Control Register 1                 | RCR1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C424h               | RTC           | RTC Control Register 2                 | RCR2            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C426h               | RTC           | RTC Control Register 3                 | RCR3            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C428h               | RTC           | RTC Control Register 4                 | RCR4            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C42Ah               | RTC           | Frequency Register H                   | RFRH            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C42Ch               | RTC           | Frequency Register L                   | RFRL            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C42Eh               | RTC           | Time Error Adjustment Register         | RADJ            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C440h               | RTC           | Time Capture Control Register 0        | RTCCR0          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C442h               | RTC           | Time Capture Control Register 1        | RTCCR1          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C444h               | RTC           | Time Capture Control Register 2        | RTCCR2          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C452h               | RTC           | Second Capture Register 0              | RSECCP0         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C452h               | RTC           | BCNT0 Capture Register 0               | BCNT0CP0        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C454h               | RTC           | Minute Capture Register 0              | RMINCP0         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C454h               | RTC           | BCNT1 Capture Register 0               | BCNT1CP0        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C456h               | RTC           | Hour Capture Register 0                | RHRCP0          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C456h               | RTC           | BCNT2 Capture Register 0               | BCNT2CP0        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C45Ah               | RTC           | Date Capture Register 0                | RDAYCP0         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C45Ah               | RTC           | BCNT3 Capture Register 0               | BCNT3CP0        | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |
| 0008 C45Ch               | RTC           | Month Capture Register 0               | RMONCP0         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | RTCd                  |

**Table 5.15 EXTAL Clock Timing**

Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $T_a = T_{opr}$

| Item                                        | Symbol       | Min.  | Typ. | Max. | Unit | Test Conditions |
|---------------------------------------------|--------------|-------|------|------|------|-----------------|
| EXTAL external clock input cycle time       | $t_{EXcyc}$  | 41.66 | —    | —    | ns   | Figure 5.4      |
| EXTAL external clock input frequency        | $f_{EXMAIN}$ | —     | —    | 24   | MHz  |                 |
| EXTAL external clock input high pulse width | $t_{EXH}$    | 15.83 | —    | —    | ns   |                 |
| EXTAL external clock input low pulse width  | $t_{EXL}$    | 15.83 | —    | —    | ns   |                 |
| EXTAL external clock rising time            | $t_{EXr}$    | —     | —    | 5    | ns   |                 |
| EXTAL external clock falling time           | $t_{EXf}$    | —     | —    | 5    | ns   |                 |

**Figure 5.4 EXTAL External Clock Input Timing****Table 5.16 Main Clock Timing**


Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $T_a = T_{opr}$

| Item                                                     | Symbol         | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------------------------------------------|----------------|------|------|------|------|-----------------|
| Main clock oscillation frequency                         | $f_{MAIN}$     | 8    | —    | 24   | MHz  | Figure 5.5      |
| Main clock oscillator stabilization time (crystal)       | $t_{MAINOSC}$  | —    | —    | —*1  | ms   |                 |
| Main clock oscillation stabilization wait time (crystal) | $t_{MAINOSCW}$ | —    | —    | —*2  | ms   |                 |

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.


$$t_{MAINOSCW} = [(MSTS[7:0] \text{ bits} \times 32) + 10] / f_{LOCO}$$

**Figure 5.5 Main Clock Oscillation Start Timing**

**Table 5.19 PLL Clock Timing**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $T_a = T_{opr}$

| Item                                          | Symbol      | Min. | Typ. | Max. | Unit    | Test Conditions |
|-----------------------------------------------|-------------|------|------|------|---------|-----------------|
| PLL clock oscillation frequency               | $f_{PLL}$   | 120  | —    | 240  | MHz     |                 |
| PLL clock oscillation stabilization wait time | $t_{PLLWT}$ | —    | 259  | 320  | $\mu$ s | Figure 5.10     |

**Figure 5.10 PLL Clock Oscillation Start Timing****Table 5.20 Sub-Clock Timing**


Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $V_{BATT} = 2.0$  to  $3.6$  V,  $T_a = T_{opr}$

| Item                                          | Symbol         | Min. | Typ.   | Max. | Unit | Test Conditions |
|-----------------------------------------------|----------------|------|--------|------|------|-----------------|
| Sub-clock oscillation frequency               | $f_{SUB}$      | —    | 32.768 | —    | kHz  |                 |
| Sub-clock oscillation stabilization time      | $t_{SUBOSC}$   | —    | —      | *1   | s    | Figure 5.11     |
| Sub-clock oscillation stabilization wait time | $t_{SUBOSCWT}$ | —    | —      | *2   | s    |                 |

Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the  $SOSWTCR.SSTS[7:0]$  bits determines the sub-clock oscillation stabilization wait time in accord with the formula below.

$$t_{SUBOSCWT} = [(SSTS[7:0] \text{ bits} \times 16384) + 10] / f_{Loco}$$

**Figure 5.11 Sub-Clock Oscillation Start Timing**



**Table 5.41 ETHERC Timing**

Conditions:  $VCC = AVCC0 = AVCC1 = VCC\_USB = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq VREFH0 \leq AVCC0$ ,  
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0$  V,  
 $PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$ ,  
Output load conditions:  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $C = 30$  pF,  
High-drive output is selected by the driving ability control register.

|               | Item                                     | Symbol        | Min. | Max.         | Unit | Test Conditions            |
|---------------|------------------------------------------|---------------|------|--------------|------|----------------------------|
| ETHERC (RMII) | REF50CK cycle time                       | $T_{ck}$      | 20   | —            | ns   | Figure 5.56 to Figure 5.58 |
|               | REF50CK frequency Typ. 50 MHz            | —             | —    | 50 + 100 ppm | MHz  |                            |
|               | REF50CK duty                             | —             | 35   | 65           | %    |                            |
|               | REF50CK rise/fall time                   | $T_{ckr/ckf}$ | 0.5  | 3.5          | ns   |                            |
|               | RMII0_xxx*1 output delay time            | $T_{co}$      | 2.5  | 15.0         | ns   |                            |
|               | RMII0_xxx*2 setup time                   | $T_{su}$      | 3    | —            | ns   |                            |
|               | RMII0_xxx*2 hold time                    | $T_{hd}$      | 1    | —            | ns   |                            |
|               | RMII0_xxx*1, *2 rise/fall time           | $T_r/T_f$     | 0.5  | 5            | ns   |                            |
|               | ET0_WOL output delay time                | $t_{WOLd}$    | 1    | 23.5         | ns   | Figure 5.60                |
| ETHERC (MII)  | ET0_TX_CLK cycle time                    | $t_{Tcyc}$    | 40   | —            | ns   | —                          |
|               | ET0_TX_EN output delay time              | $t_{TENd}$    | 1    | 20           | ns   | Figure 5.61                |
|               | ET0_ETXD0 to ET0_ETXD3 output delay time | $t_{MTDd}$    | 1    | 20           | ns   |                            |
|               | ET0_CRS setup time                       | $t_{CRSs}$    | 10   | —            | ns   |                            |
|               | ET0_CRS hold time                        | $t_{CRSh}$    | 10   | —            | ns   |                            |
|               | ET0_COL setup time                       | $t_{COLs}$    | 10   | —            | ns   | Figure 5.62                |
|               | ET0_COL hold time                        | $t_{COLh}$    | 10   | —            | ns   |                            |
|               | ET0_RX_CLK cycle time                    | $t_{TRcyc}$   | 40   | —            | ns   | —                          |
|               | ET0_RX_DV setup time                     | $t_{RDVs}$    | 10   | —            | ns   | Figure 5.63                |
|               | ET0_RX_DV hold time                      | $t_{RDVh}$    | 10   | —            | ns   |                            |
|               | ET0_ERXD0 to ET0_ERXD3 setup time        | $t_{MRDs}$    | 10   | —            | ns   |                            |
|               | ET0_ERXD0 to ET0_ERXD3 hold time         | $t_{MRDh}$    | 10   | —            | ns   |                            |
|               | ET0_RX_ER setup time                     | $t_{RERs}$    | 10   | —            | ns   | Figure 5.64                |
|               | ET0_RX_ER hold time                      | $t_{RERh}$    | 10   | —            | ns   |                            |
|               | ET0_WOL output delay time                | $t_{WOLd}$    | 1    | 23.5         | ns   | Figure 5.65                |

Note 1. RMII0\_TXD\_EN, RMII0\_TXD1, RMII0\_TXD0

Note 2. RMII0\_CRS\_DV, RMII0\_RXD1, RMII0\_RXD0, RMII0\_RX\_ER

Figure 5.77 Voltage Detection Circuit Timing ( $V_{det0}$ )Figure 5.78 Voltage Detection Circuit Timing ( $V_{det1}$ )

**Table 5.55 Data Flash Memory Characteristics**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 Temperature range for programming/erase:  $T_a = T_{opr}$

| Item                                                                |           | Symbol      | FCLK = 4 MHz |      |      | FCLK = 15 MHz |      |      | 20 MHz $\leq$ FCLK $\leq$ 60 MHz |      |      | Unit    |
|---------------------------------------------------------------------|-----------|-------------|--------------|------|------|---------------|------|------|----------------------------------|------|------|---------|
|                                                                     |           |             | Min.         | Typ. | Max. | Min.          | Typ. | Max. | Min.                             | Typ. | Max. |         |
| Programming time                                                    | 4 bytes   | $t_{DP4}$   | —            | 0.36 | 3.8  | —             | 0.18 | 1.9  | —                                | 0.16 | 1.7  | ms      |
| Erasure time                                                        | 64 bytes  | $t_{DP64}$  | —            | 3.1  | 18   | —             | 1.9  | 11   | —                                | 1.7  | 10   | ms      |
|                                                                     | 128 bytes | $t_{DP128}$ | —            | 4.7  | 27   | —             | 2.9  | 16   | —                                | 2.6  | 15   | ms      |
|                                                                     | 256 bytes | $t_{DP256}$ | —            | 8.9  | 50   | —             | 5.4  | 31   | —                                | 4.9  | 28   | ms      |
| Blank check time                                                    | 4 bytes   | $t_{DBC4}$  | —            | —    | 84   | —             | —    | 33   | —                                | —    | 30   | $\mu$ s |
| Reprogramming/erase cycle*1                                         |           | $N_{DPEC}$  | 100000<br>*2 | —    | —    | 100000<br>*2  | —    | —    | 100000<br>*2                     | —    | —    | Times   |
| Suspend delay time during programming                               |           | $t_{DSPD}$  | —            | —    | 264  | —             | —    | 132  | —                                | —    | 120  | $\mu$ s |
| First suspend delay time during erasure (in suspend priority mode)  | 64 bytes  | —           | —            | —    | 216  | —             | —    | 132  | —                                | —    | 120  | $\mu$ s |
|                                                                     | 128 bytes | —           | —            | —    | 216  | —             | —    | 132  | —                                | —    | 120  | $\mu$ s |
|                                                                     | 256 bytes | —           | —            | —    | 216  | —             | —    | 132  | —                                | —    | 120  | $\mu$ s |
| Second suspend delay time during erasure (in suspend priority mode) | 64 bytes  | —           | —            | —    | 300  | —             | —    | 300  | —                                | —    | 300  | $\mu$ s |
|                                                                     | 128 bytes | —           | —            | —    | 390  | —             | —    | 390  | —                                | —    | 390  | $\mu$ s |
|                                                                     | 256 bytes | —           | —            | —    | 570  | —             | —    | 570  | —                                | —    | 570  | $\mu$ s |
| Suspend delay time during erasing (in suspend priority mode)        | 64 bytes  | —           | —            | —    | 300  | —             | —    | 300  | —                                | —    | 300  | $\mu$ s |
|                                                                     | 128 bytes | —           | —            | —    | 390  | —             | —    | 390  | —                                | —    | 390  | $\mu$ s |
|                                                                     | 256 bytes | —           | —            | —    | 570  | —             | —    | 570  | —                                | —    | 570  | $\mu$ s |
| Forced stop command                                                 |           | $t_{FD}$    | —            | —    | 32   | —             | —    | 22   | —                                | —    | 20   | $\mu$ s |
| Data hold time*3                                                    |           | $t_{DDRP}$  | 10           | —    | —    | 10            | —    | —    | 10                               | —    | —    | Year    |

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times ( $n = 100000$ ), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the value of the minimum value).

Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.

## 5.12 Boundary Scan

**Table 5.56 Boundary Scan Characteristics**



Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,


$T_a = T_{opr}$ ,

Output load conditions:  $V_{OH} = V_{CC} \times 0.5$ ,  $V_{OL} = V_{CC} \times 0.5$ ,  $C = 30$  pF,

High-drive output is selected by the driving ability control register.

| Item                       | Symbol       | Min. | Typ. | Max. | Unit         | Test Conditions |
|----------------------------|--------------|------|------|------|--------------|-----------------|
| TCK clock cycle time       | $t_{TCKcyc}$ | 100  | —    | —    | ns           | Figure 5.83     |
| TCK clock high pulse width | $t_{TCKH}$   | 45   | —    | —    | ns           |                 |
| TCK clock low pulse width  | $t_{TCKL}$   | 45   | —    | —    | ns           |                 |
| TCK clock rise time        | $t_{TCKr}$   | —    | —    | 5    | ns           |                 |
| TCK clock fall time        | $t_{TCKf}$   | —    | —    | 5    | ns           |                 |
| TRST# pulse width          | $t_{TRSTW}$  | 20   | —    | —    | $t_{TCKcyc}$ | Figure 5.84     |
| TMS setup time             | $t_{TMSS}$   | 20   | —    | —    | ns           | Figure 5.85     |
| TMS hold time              | $t_{TMSH}$   | 20   | —    | —    | ns           |                 |
| TDI setup time             | $t_{TDIS}$   | 20   | —    | —    | ns           |                 |
| TDI hold time              | $t_{TDIH}$   | 20   | —    | —    | ns           |                 |
| TDO data delay time        | $t_{TDOD}$   | —    | —    | 40   | ns           |                 |

**Figure 5.83 Boundary Scan TCK Timing****Figure 5.84 Boundary Scan TRST# Timing**

**Figure 5.85** Boundary Scan Input/Output Timing




Figure E 144-Pin LFQFP (PLQP0144KA-B)




Figure F 100-Pin TFLGA (PTLG0100JA-A)