



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	78
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 22x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565n7edfp-30

Table 1.1 Outline of Specifications (4/9)

Classification	Module/Function	Description
Event link controller (ELC)		<ul style="list-style-type: none"> Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions. 83 internal event signals can be freely combined for interlinked operation with connected functions. Event signals from peripheral modules can be used to change the states of output pins (of ports B and E). Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules.
Timers	16-bit timer pulse unit (TPUa)	<ul style="list-style-type: none"> (16 bits × 6 channels) × 1 unit Maximum of 16 pulse-input/output possible Select from among seven or eight counter-input clock signals for each channel Input capture/output compare function Output of PWM waveforms in up to 15 phases in PWM mode Support for buffered operation, phase-counting mode (two phase encoder input) and cascade-connected operation (32 bits × 2 channels) depending on the channel. PPG output trigger can be generated Capable of generating conversion start triggers for the A/D converters Digital filtering of signals from the input capture pins Event linking by the ELC
	Multifunction timer pulse unit (MTU3a)	<ul style="list-style-type: none"> 9 channels (16 bits × 8 channels, 32 bits × 1 channel) Maximum of 28 pulse-input/output and 3 pulse-input possible Select from among 14 counter-input clock signals for each channel (PCLKA/1, PCLKA/2, PCLKA/4, PCLKA/8, PCLKA/16, PCLKA/32, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A) 14 of the signals are available for channel 0, 11 are available for channels 1, 3, 4, 6 to 8, 12 are available for channel 2, and 10 are available for channel 5. Input capture function 39 output compare/input capture registers Counter clear operation (synchronous clearing by compare match/input capture) Simultaneous writing to multiple timer counters (TCNT) Simultaneous register input/output by synchronous counter operation Buffered operation Support for cascade-connected operation 43 interrupt sources Automatic transfer of register data Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffer configuration Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2) Counter functionality for dead-time compensation Generation of triggers for A/D converter conversion A/D converter start triggers can be skipped Digital filter function for signals on the input capture and external counter clock pins PPG output trigger can be generated Event linking by the ELC
	Port output enable 3 (POE3a)	<ul style="list-style-type: none"> Control of the high-impedance state of the MTU3 waveform output pins 5 pins for input from signal sources: POE0#, POE4#, POE8#, POE10#, POE11# Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level) Initiation by oscillation-stoppage detection or software Additional programming of output control target pins is enabled
	Programmable pulse generator (PPG)	<ul style="list-style-type: none"> (4 bits × 4 groups) × 2 units Pulse output with the MTU or TPU output as a trigger Maximum of 32 pulse-output possible

Table 1.1 Outline of Specifications (7/9)

Classification	Module/Function	Description
SD host interface (SDHI)*3		<ul style="list-style-type: none"> • 1 channel • Transfer speed: Supports high-speed mode (25 MB/s) and default speed mode (12.5 MB/s) • One interface for SD memory and I/O cards (supporting 1- and 4-bit SD buses) • SD specifications <ul style="list-style-type: none"> Part 1: Physical Layer Specification Ver. 3.01 compliant (DDR not supported) Part E1: SDIO Specification Ver. 3.00 • Error checking: CRC7 for commands and CRC16 for data • Interrupt requests: Card access interrupt, SDIO access interrupt, card detection interrupt • DMA transfer requests: SD_BUF write and SD_BUF read • Support for card detection and write protection
SD slave interface (SDSI)*3		<ul style="list-style-type: none"> • 1 channel • Compliant with the SDIO Card Specification Ver.2.00 (CSA is not supported) • 1-bit SD/4-bit SD/SPI mode • SDIO Proprietary command is supported • SD/SPI Mandatory command is supported • Interrupt requests: 6
MMC host interface (MMCIF)		<ul style="list-style-type: none"> • 1 channel • Transfer speed: Data transfer mode (30 MB/s), backward compatible mode (25 MB/s) • Compliant with JEDEC STANDARD JESD84-A441 (DDR is not supported) • Interface for Multimedia Cards (MMCs) • Device buses: Support for 1-, 4-, and 8-bit MMC buses • Interrupt requests: Card detection interrupt, error/timeout interrupt, normal operation interrupt • DMA transfer requests: CE_DATA write and CE_DATA read • Support for card detection, boot operation, high priority interrupt (HPI)
Parallel data capture unit (PDC)		<ul style="list-style-type: none"> • 1 channel • Acquisition of synchronization through external 8-bit horizontal and vertical synchronization signals • Setting of the image size when clipping of the output for a one-frame image is required
Graphic-LCD controller (GLCDC)		<ul style="list-style-type: none"> • 1 channel • Various data formats and LCD panels are supported • Superposition of 3 planes (single-color background, graphic 1, graphic 2) • 32- and 16-bpp color data and 8-, 4-, and 1-bit CLUT data formats are supported
2D drawing engine (DRW2D)		<ul style="list-style-type: none"> • 1 channel • Vector drawing (straight lines, triangles, and circles) • Bit blitting (with support for filling, copying, stretching, and rotation) • Bus master function for input and output of frame buffer data 32-, 16-, and 8-bit pixel graphics data are supported • Bus master function for input of texture data Input of texture data (32, 24, 16, 8, 4, 2, or 1 bit) are supported. Run length encoding is supported A CLUT is installed and index data can be converted into color data • Two rendering modes are supported (register mode and display list mode) • Performance counting • Interrupts in response to completion of rendering and processing of the display list

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R			
15	PE2	PE3	P70	P65	P67	VSS	VCC	PG7	PA6	PB0	P72	PB4	VSS	VCC	PC1	15		
14	PE1	PE0	VSS	PE7	PG3	PA0	PA1	PA2	PA7	VCC	PB1	PB5	P73	P75	P74	14		
13	P63	P64	PE4	VCC	PG2	PG4	PG6	PA3	VSS	P71	PB3	PB7	PC0	PC2	P76	13		
12	P60	VSS	P62	PE5	PE6	P66	PG5	PA4	PA5	PB2	PB6	P77	PC3	PC4	P80	12		
11	PD6	PG1	VCC	P61	RX65N Group, RX651 Group PTBG0176GA-A (176-Pin LFBGA) (Upper Perspective View)									P81	P82	PC6	VCC	11
10	P97	PD4	PG0	PD7										PC5	PC7	P83	VSS	10
9	VCC	P96	PD3	PD5										P50	P51	P52	P53	9
8	P94	PD1	PD2	VSS										P55	P54	P10	P11	8
7	VSS	P92	PD0	P95										P85	P84	P57	P56	7
6	VCC	P91	P90	P93										PJ1	PJ0	VSS _{USB}	USB0 _{DP}	6
5	P46	P47	P45	P44										PJ2	P12	VCC _{USB}	USB0 _{DM}	5
4	P42	P41	P43	P00	VSS	BSCANP	PF4	P35	PF3	PF1	P25	P86	P15	P14	P13	4		
3	VREFL0	P40	VREFH0	P03	PF5	PJ3	MD/FINED	RES#	P34	PF2	PF0	P24	P22	P87	P16	3		
2	AVCC0	P07	AVCC1	P02	EMLE	VCL	XCOUNT	VSS	VCC	P32	P30	P26	P23	P17	P20	2		
1	AVSS0	P05	AVSS1	P01	PJ5	VBATT	XCIN	XTAL	EXTAL	P33	P31	P27	VCC	VSS	P21	1		
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R			

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

Figure 1.4 Pin Assignment (176-Pin LFBGA)


**Figure 1.5 Pin Assignment (176-Pin LFQFP)**

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (2/7)

Pin Number 145-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
B13		PE4	D12[A12/ D12]/D4[A4/ D4] ^{*1}	MTIOC4D/ MTIOC1A/ PO28	ET0_ERXD2/ SSLB0-B		LCD_DA TA12-B ^{*1}		AN102
C1	AVSS1								
C2		P02		TMC11	SCK6			IRQ10	AN120
C3	VREFH0								
C4		P41						IRQ9-DS	AN001
C5		P46						IRQ14- DS	AN006
C6	VSS								
C7		PD1	D1[A1/D1]	MTIOC4B/ POE0#	MOSIC-A/CTX0		LCD_DA TA23-B ^{*1}	IRQ1	AN109
C8		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	RSPCKC-A	QIO3-B/SDHI_D3- B/MMC_D3-B	LCD_DA TA21-B ^{*1}	IRQ3	AN111
C9		PD7	D7[A7/D7]	MTIC5U/ POE0#	SSLC3-A	QMI-B/QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DA TA17-B ^{*1}	IRQ7	AN107
C10		P63	CAS#/ D2[A2/D2] ^{*1} / CS3#						
C11		PE0	D8[A8/D8]/ D0[A0/D0] ^{*1}	MTIOC3D	SCK12/SSLB1-B	MMC_D4-B	LCD_DA TA16-B ^{*1}		ANEX0
C12		P70	SDCLK						
C13	VSS								
D1		P00		TMR10	TXD6/SMOSI6/ SSDA6			IRQ8	AN118
D2		PF5						IRQ4	
D3		P03						IRQ11	DA0
D4		P01		TMC10	RXD6/SMISO6/ SSCL6			IRQ9	AN119
D5	VCC								
D6		P93	A19	POE0#	CTS7#/RTS7#/ SS7#				AN117
D7		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ POE10#	SSLC1-A	QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DA TA19-B ^{*1}	IRQ5	AN113
D8		P60	CS0#						
D9		P64	WE#/D3[A3/ D3] ^{*1} /CS4#						
D10		PE7	D15[A15/ D15]/D7[A7/ D7] ^{*1}	MTIOC6A/ TOC1	MISOB-B	SDHI_WP/ MMC_RES#-B	LCD_DA TA9-B ^{*1}	IRQ7	AN105
D11	VCC								
D12		PE5	D13[A13/ D13]/D5[A5/ D5] ^{*1}	MTIOC4C/ MTIOC2B	ET0_RX_CLK/ REF50CK0/ RSPCKB-B		LCD_DA TA11-B ^{*1}	IRQ5	AN103
D13		PE6	D14[A14/ D14]/D6[A6/ D6] ^{*1}	MTIOC6C/TIC1	MOSIB-B	SDHI_CD/ MMC_CD-B	LCD_DA TA10-B ^{*1}	IRQ6	AN104
E1	VSS								
E2	VCL								
E3		PJ5		POE8#	CTS2#/RTS2#/ SS2#				

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (4/7)

Pin Number 145-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
H12		PB0	A8	MTIC5W/ TIOCA3/PO24	ET0_RXD1/ RMII0_RXD1/ RXD4/SMISO4/ SSCL4/RXD6/ SMISO6/SSCL6		LCD_DA TA0-B*1	IRQ12	
H13		PA7	A7	TIOCB2/PO23	ET0_WOL/ MISOA-B		LCD_DA TA1-B*1		
J1	TRST#	P34		MTIOC0A/ TMC13/PO12/ POE10#	ET0_LINKSTA/ SCK6/SCK0			IRQ4	
J2		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMR13/PO11/ POE4#/ POE11#	RXD6/SMISO6/ SSCL6/RXD0/ SMISO0/SSCL0/ CRX0	PCK0		IRQ3-DS	
J3		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTClC2/ RTClOUT/ POE0#/ POE10#	TXD6/SMOSI6/ SSDA6/TXD0/ SMOSI0/SSDA0/ CTX0/ USB0_VBUSEN	VSYNC		IRQ2-DS	
J4	TDI	P30		MTIOC4B/ TMR13/PO8/ RTClC0/ POE8#	RXD1/SMISO1/ SSCL1/MISOB-A			IRQ0-DS	
J10		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#	ET0_RX_ER/ RMII0_RX_ER/ SCK4/SCK6	SDSI_D3-B	LCD_TC ON1-B*1		
J11		PB4	A12	TIOCA4/PO28	ET0_TX_EN/ RMII0_TXD_EN/ CTS9#/RTS9#/ SS9#/SS11#/ CTS11#/RTS11#	SDSI_CMD-B	LCD_TC ON0-B*1		
J12		PB2	A10	TIOCC3/ TCLKC/PO26	ET0_RX_CLK/ REF50CK0/ CTS4#/RTS4#/ SS4#/CTS6#/ RTS6#/SS6#	SDSI_D2-B	LCD_TC ON2-B*1		
J13		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMC10/PO25	ET0_RXD0/ RMII0_RXD0/ TXD4/SMOSI4/ SSDA4/TXD6/ SMOSI6/SSDA6		LCD_TC ON3-B*1	IRQ4-DS	
K1	TCK	P27	CS7#	MTIOC2B/ TMC13/PO7	SCK1/RSPCKB-A				
K2	TDO	P26	CS6#	MTIOC2A/ TMO1/PO6	TXD1/SMISO1/ SSDA1/CTS3#/ RTS3#/SS3#/ MOSIB-A				
K3	TMS	P31		MTIOC4D/ TMC12/PO9/ RTClC1	CTS1#/RTS1#/ SS1#/SSLB0-A			IRQ1-DS	
K4		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMC12/ PO13	RXD1/SMISO1/ SSCL1/SCK3/ CRX1-DS	PIXD0		IRQ5	
K5	TRDATA2	P54	ALE/ D1[A1/D1]*1/ EDACK0	MTIOC4B/ TMC11	ET0_LINKSTA/ CTS2#/RTS2#/ SS2#/CTX1				
K6		P53*2	BCLK						

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (5/7)

Pin Number 145-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
K7		P51	WR1#/BC1#/WAIT#		SCK2/SSLB2-A				
K8	VCC								
K9	TRDATA0	P80	EDREQ0	MTIOC3B/ PO26	ET0_TX_EN/ RMIIO_TXD_EN/ SCK10/RTS10#	QIO2-A/SDHI_WP/ MMC_D2-A			
K10	TRDATA6	P76	CS6#	PO22	ET0_RX_CLK/ REF50CKO/ SMISO11/ SSCL11/RXD11	QSSL-A/ SDHI_CMD-A/ SDSI_CMD-A/ MMC_CMD-A			
K11		PB7	A15	MTIOC3B/ TIOCB5/PO31	ET0_CRS/ RMIIO_CRS_DV/ TXD9/SMOSI9/ SSDA9/ SMOSI11/ SSDA11/TXD11	SDSI_D1-B			
K12		PB6	A14	MTIOC3D/ TIOCA5/PO30	ET0_ETXD1/ RMIIO_TXD1/ RXD9/SMISO9/ SSCL9/ SMISO11/ SSCL11/RXD11	SDSI_D0-B			
K13		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMR1/PO29/ POE4#	ET0_ETXD0/ RMIIO_TXD0/ SCK9/SCK11	SDSI_CLK-B	LCD_CL K-B*1		
L1		P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5	RXD3/SMISO3/ SSCL3	SDHI_CD/HSYNC			ADTRG0 #
L2		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	TXD3/SMOSI3/ SSDA3/CTS0#/ RTS0#/SS0#	SDHI_D1-C/PIXD7			
L3		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/RTCOUT	TXD1/SMOSI1/ SSDA1/RXD3/ SMISO3/SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCUR B			IRQ6	ADTRG0 #
L4		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMR1/PO4	SCK3/ USB0_VBUSEN	SDHI_WP/PIXCLK			
L5		P13		MTIOC0B/ TIOCA5/TMO3/ PO13	TXD2/SMOSI2/ SSDA2/ SDA0[FM+]			IRQ3	ADTRG1 #
L6		P56	EDACK1	MTIOC3C/ TIOCA1	SCK7*1				
L7		P52	RD#		RXD2/SMISO2/ SSCL2/SSLB3-A				
L8	TRCLK	P83	EDACK1	MTIOC4C	ET0_CRS/ RMIIO_CRS_DV/ SCK10/SS10#/ CTS10#				
L9		PC5	D3[A3/D3]*1/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMR2/PO29	ET0_ETXD2/ SCK8/SCK10/ RSPCKA-A	MMC_D5-A			
L10		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMC1/PO25/ POE0#	ET0_TX_CLK/ SCK5/CTS8#/ RTS8#/SS8#/ SS10#/CTS10#/ RTS10#/SSLA0-A	QMI-A/QIO1-A/ SDHI_D1-A/ SDSI_D1-A/ MMC_D1-A			

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (4/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
69	TRDATA6	P76	CS6#	PO22	ET0_RX_CLK/ REF50CK0/ SMISO11/ SSCL11/RXD11	QSSL-A/ SDHI_CMD-A/ SDSI_CMD-A/ MMC_CMD-A			
70		PC2	A18	MTIOC4B/TCLKA/PO21	ET0_RX_DV/ RXD5/SMISO5/ SSCL5/SSLA3-A	SDHI_D3-A/ SDSI_D3-A/ MMC_CD-A			
71	TRSNC1	P75	CS5#	PO20	ET0_ERXDO/ RMIIO_RXD0/ SCK11/RTS11#	SDHI_D2-A/ SDSI_D2-A/ MMC_RES#-A			
72	TRDATA5	P74	A20/CS4#	PO19	ET0_ERXD1/ RMIIO_RXD1/ SS11#/CTS11#				
73		PC1	A17	MTIOC3A/TCLKD/PO18	ET0_ERXD2/ SCK5/SSLA2-A			IRQ12	
74	VCC								
75		PC0	A16	MTIOC3C/TCLKC/PO17	ET0_ERXD3/ CTS5#/RTS5#/SS5#/SSLA1-A			IRQ14	
76	VSS								
77	TRDATA4	P73	CS3#	PO16	ET0_WOL				
78		PB7	A15	MTIOC3B/TIOCB5/PO31	ET0_CRS/ RMIIO_CRS_DV/ TXD9/SMOSI9/ SSDA9/ SMOSI11/ SSDA11/TXD11	SDSI_D1-B			
79		PB6	A14	MTIOC3D/TIOCA5/PO30	ET0_ETXD1/ RMIIO_TXD1/ RXD9/SMISO9/ SSCL9/ SMISO11/ SSCL11/RXD11	SDSI_D0-B			
80		PB5	A13	MTIOC2A/MTIOC1B/TIOCB4/TMRI1/PO29/POE4#	ET0_ETXD0/ RMIIO_TXD0/ SCK9/SCK11	SDSI_CLK-B	LCD_CL K-B*1		
81		PB4	A12	TIOCA4/PO28	ET0_TX_EN/ RMIIO_TXD_EN/ CTS9#/RTS9#/SS9#/SS11#/CTS11#/RTS11#	SDSI_CMD-B	LCD_TC ON0-B*1		
82		PB3	A11	MTIOC0A/MTIOC4A/TIOCD3/TCLKD/TMO0/PO27/POE11#	ET0_RX_ER/ RMIIO_RX_ER/ SCK4/SCK6	SDSI_D3-B	LCD_TC ON1-B*1		
83		PB2	A10	TIOCC3/TCLKC/PO26	ET0_RX_CLK/ REF50CK0/ CTS4#/RTS4#/SS4#/CTS6#/RTS6#/SS6#	SDSI_D2-B	LCD_TC ON2-B*1		
84		PB1	A9	MTIOC0C/MTIOC4C/TIOCB3/TMCI0/PO25	ET0_ERXDO/ RMIIO_RXD0/ TXD4/SMOSI4/ SSDA4/TXD6/ SMOSI6/SSDA6		LCD_TC ON3-B*1	IRQ4-DS	
85		P72	A19/CS2#		ET0_MDC				
86		P71	A18/CS1#		ET0_MDIO				

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (4/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
60	VCC								
61		PB0	A8	MTIC5W/TIOCA3/PO24	ET0_ERXD1/RMII0_RXD1/RXD6/SMISO6/SSCL6		LCD_DA TA0-B*1	IRQ12	
62	VSS								
63		PA7	A7	TIOCB2/PO23	ET0_WOL/MISOA-B		LCD_DA TA1-B*1		
64		PA6	A6	MTIC5V/MTCLKB/TIOCA2/TMC13/PO22/POE10#	ET0_EXOUT/CTS5#/RTS5#/SS5#/MOSIA-B		LCD_DA TA2-B*1		
65		PA5	A5	MTIOC6B/TIOCB1/PO21	ET0_LINKSTA/RSPCKA-B		LCD_DA TA3-B*1		
66		PA4	A4	MTIC5U/MTCLKA/TIOCA1/TMRI0/PO20	ET0_MDC/TXD5/SMOSI5/SSDA5/SSLA0-B		LCD_DA TA4-B*1	IRQ5-DS	
67		PA3	A3	MTIOC0D/MTCLKD/TIOCD0/TCLKB/PO19	ET0_MDIO/RXD5/SMISO5/SSCL5		LCD_DA TA5-B*1	IRQ6-DS	
68		PA2	A2	MTIOC7A/PO18	RXD5/SMISO5/SSCL5/SSLA3-B		LCD_DA TA6-B*1		
69		PA1	A1	MTIOC0B/MTCLKC/MTIOC7B/TIOCB0/PO17	ET0_WOL/SCK5/SSLA2-B		LCD_DA TA7-B*1	IRQ11	
70		PA0	BC0#/A0	MTIOC4A/MTIOC6D/TIOCA0/PO16/CACREF	ET0_TX_EN/RMII0_RXD_EN/SSLA1-B		LCD_DA TA8-B*1		
71		PE7	D15[A15/D15]/D7[A7/D7]*1	MTIOC6A/TOC1	MISOB-B	SDHI_WP/MMC_RES#-B	LCD_DA TA9-B*1	IRQ7	AN105
72		PE6	D14[A14/D14]/D6[A6/D6]*1	MTIOC6C/TIC1	MOSIB-B	SDHI_CD/MMC_CD-B	LCD_DA TA10-B*1	IRQ6	AN104
73		PE5	D13[A13/D13]/D5[A5/D5]*1	MTIOC4C/MTIOC2B	ET0_RX_CLK/REF50CKO/RSPCKB-B		LCD_DA TA11-B*1	IRQ5	AN103
74		PE4	D12[A12/D12]/D4[A4/D4]*1	MTIOC4D/MTIOC1A/PO28	ET0_ERXD2/SSLB0-B		LCD_DA TA12-B*1		AN102
75		PE3	D11[A11/D11]/D3[A3/D3]*1	MTIOC4B/PO26/TOC3/POE8#	ET0_ERXD3/CTS12#/RTS12#/SS12#	MMC_D7-B	LCD_DA TA13-B*1		AN101
76		PE2	D10[A10/D10]/D2[A2/D2]*1	MTIOC4A/PO23/TIC3	RXD12/SMISO12/SSCL12/RDXD12/SSLB3-B	MMC_D6-B	LCD_DA TA14-B*1	IRQ7-DS	AN100
77		PE1	D9[A9/D9]/D1[A1/D1]*1	MTIOC4C/MTIOC3B/PO18	TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/SSLB2-B	MMC_D5-B	LCD_DA TA15-B*1		ANEX1
78		PE0	D8[A8/D8]/D0[A0/D0]*1	MTIOC3D	SCK12/SSLB1-B	MMC_D4-B	LCD_DA TA16-B*1		ANEX0

Table 4.1 List of I/O Registers (Address Order) (18 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8528h	MMCIF	Response Register 1	CERESP1	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 852Ch	MMCIF	Response Register 0	CERESP0	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8530h	MMCIF	Automatically Issued CMD12 Response Register	CERESPCM D12	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8534h	MMCIF	Data Register	CEDATA	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 853Ch	MMCIF	Boot Operation Setting Register	CEBOOT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8540h	MMCIF	Interrupt status Flag Register	CEINT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8544h	MMCIF	Interrupt request Enable Register	CEINTEN	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8548h	MMCIF	Status Register 1	CEHOSTSTS 1	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 854Ch	MMCIF	Status Register 2	CEHOSTSTS 2	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8570h	MMCIF	MMC Detection and Port Control Register	CEDETECT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8574h	MMCIF	Special Mode Setting Register	CEADDMODE	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 857Ch	MMCIF	Version Register	CEVERSION	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 9000h	S12AD	A/D Control Register	ADCSCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9004h	S12AD	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9008h	S12AD	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 900Ch	S12AD	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9010h	S12AD	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9014h	S12AD	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9018h	S12AD	A/D Data Duplication Register	ADDBLDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 901Eh	S12AD	A/D Self-Diagnosis Data Register	ADRDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9020h	S12AD	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9022h	S12AD	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9024h	S12AD	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9026h	S12AD	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9028h	S12AD	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Ah	S12AD	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Ch	S12AD	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Eh	S12AD	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9063h	S12AD	A/D Conversion Time Setting Protection Release Register	ADSAMPR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9066h	S12AD	A/D Sample-and-Hold Circuit Control Register	ADSHCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 906Eh	S12AD	A/D Conversion Time Setting Register	ADSAM	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 907Ah	S12AD	A/D Disconnection Detection Control Register	ADDISCR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 907Ch	S12AD	A/D Sample-and-Hold Operating Mode Select Register	ADSHMSR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa

Table 4.1 List of I/O Registers (Address Order) (33 / 61)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B114h	ELC	Event Link Setting Register 19	ELSR19	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B116h	ELC	Event Link Setting Register 21	ELSR21	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B118h	ELC	Event Link Setting Register 23	ELSR23	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B119h	ELC	Event Link Setting Register 24	ELSR24	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B11Ah	ELC	Event Link Setting Register 25	ELSR25	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B11Bh	ELC	Event Link Setting Register 26	ELSR26	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B11Ch	ELC	Event Link Setting Register 27	ELSR27	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B11Dh	ELC	Event Link Setting Register 28	ELSR28	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B11Fh	ELC	Event Link Option Setting Register A	ELOPA	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B120h	ELC	Event Link Option Setting Register B	ELOPB	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B121h	ELC	Event Link Option Setting Register C	ELOPC	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B122h	ELC	Event Link Option Setting Register D	ELOPD	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B123h	ELC	Port Group Setting Register 1	PGR1	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B124h	ELC	Port Group Setting Register 2	PGR2	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B125h	ELC	Port Group Control Register 1	PGC1	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B126h	ELC	Port Group Control Register 2	PGC2	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B127h	ELC	Port Buffer Register 1	PDBF1	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B128h	ELC	Port Buffer Register 2	PDBF2	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B129h	ELC	Event Link Port Setting Register 0	PEL0	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B12Ah	ELC	Event Link Port Setting Register 1	PEL1	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B12Bh	ELC	Event Link Port Setting Register 2	PEL2	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B12Ch	ELC	Event Link Port Setting Register 3	PEL3	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B12Dh	ELC	Event Link Software Event Generation Register	ELSEGR	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B131h	ELC	Event Link Setting Register 33	ELSR33	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B133h	ELC	Event Link Setting Register 35	ELSR35	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B134h	ELC	Event Link Setting Register 36	ELSR36	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B135h	ELC	Event Link Setting Register 37	ELSR37	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B136h	ELC	Event Link Setting Register 38	ELSR38	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B13Dh	ELC	Event Link Setting Register 45	ELSR45	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B13Fh	ELC	Event Link Option Setting Register F	ELOPF	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B141h	ELC	Event Link Option Setting Register H	ELOPH	8	8	2, 3 PCLKB	2 ICLK	ELC
0008 B300h	SCI12	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B301h	SCI12	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B302h	SCI12	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B303h	SCI12	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B304h	SCI12	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B305h	SCI12	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B306h	SMCI12	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B307h	SCI12	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B308h	SCI12	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B309h	SCI12	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Ah	SCI12	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Bh	SCI12	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Ch	SCI12	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Dh	SCI12	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Eh	SCI12	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Fh	SCI12	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	SCIh
0008 B30Eh	SCI12	Transmit Data Register HL	TDRHL	16	16	4, 5 PCLKB	2 ICLK	SCIh

I_{CC} Max. = $0.44 \times f + 20$ (max. operation in high-speed operating mode)
 I_{CC} Typ. = $0.18 \times f + 4$ (ICLK 1 MHz max) (normal operation in high-speed operating mode)
 I_{CC} Typ. = $0.4 \times f + 1.2$ (low-speed operating mode 1)
 I_{CC} Max. = $0.27 \times f + 20$ (sleep mode)

- Note 4. Whether supply of the clock signal to peripheral modules continues or is stopped only depends on the state determined by the settings of the bits in module stop control registers A to D.
 The setting for the peripheral module clock stopped state is FCLK = BCLK = PCLKA = PCLKB = PCLKC = PCLKD = BCLK pin = 3.75 MHz (division by 64).
- Note 5. The low power consumption function is disabled and DEEPCUT[1:0] = 01b.
- Note 6. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.
- Note 7. These are the increases during programming of the code flash memory after the code flash memory (limitations apply to the combinations of address ranges of the program area and the readable area) or the data flash memory has been programmed or erased.
- Note 8. Reference value

Table 5.7 DC Characteristics (4)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, $2.7 \text{ V} \leq V_{REFH0} \leq AVCC0$,
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
 $T_a = T_{opr}$

Item		Symbol	D version			G version			Unit	Test Conditions	
			Min.	Typ.	Max.	Min.	Typ.	Max.			
Analog power supply current*1	During 12-bit A/D conversion (unit 0)	AI _{CC}	—	0.8	1	—	0.8	1	mA	IAVCC0_AD	
	During 12-bit A/D conversion (unit 0) with the channel-dedicated sample-and-hold circuits for 3 channels operating		—	1.7	2.5	—	1.7	2.5	mA	IAVCC0_AD+SH	
	During 12-bit A/D conversion (unit 1)		—	0.6	1	—	0.6	1	mA	IAVCC1_AD	
	During 12-bit A/D conversion (unit 1) with the temperature sensor operating		—	0.7	1.1	—	0.7	1.1	mA	IAVCC1_AD+TEMP	
	During D/A conversion (per unit)		—	0.25	0.4	—	0.25	0.4	mA	IAVCC1_DA	
	Unbuffered output		—	0.57	0.8	—	0.57	0.8	mA		
	Buffered output		—	0.9	1.4	—	0.9	1.4	mA	IAVCC0 + IAVCC1	
	Waiting for A/D, D/A, or temperature sensor conversion (all units)		—	1.4	6.7	—	1.4	9.0	μA	IAVCC0 + IAVCC1	
Reference power supply current	During 12-bit A/D conversion (unit 0)	AI _{REFH}	—	38	60	—	38	60	μA	IVREFH0	
	Waiting for 12-bit A/D conversion (unit 0)		—	0.07	0.5	—	0.07	0.6	μA	IVREFH0	
	12-bit A/D converter in standby mode (unit 0)		—	0.07	0.4	—	0.07	0.5	μA	IVREFH0	
USB operating current	Low speed	USB0	I _{CCUSBL}	—	3.7	6.5	—	3.7	6.5	mA	VCC_USB
	Full speed	USB0	I _{CCUSBFS}	—	4.2	10	—	4.2	10	mA	VCC_USB
RAM hold voltage			V _{RAM}	2.7	—	—	2.7	—	—	V	
VCC rising gradient			SrVCC	8.4	—	20000	8.4	—	20000	μs/V	
VCC falling gradient*2			SfVCC	8.4	—	—	8.4	—	—	μs/V	

Note 1. The reference power supply current is included in the power supply current value for 12-bit A/D conversion (unit 1) and D/A conversion.

Note 2. This applies when V_{BATT} is used.

5.3.1 Reset Timing

Table 5.13 Reset Timing

Conditions: $V_{CC} = AVCC_0 = AVCC_1 = VCC_{USB} = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq V_{REFH0} \leq AVCC_0$,
 $V_{SS} = AVSS_0 = AVSS_1 = VREFL0 = VSS_{USB} = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	t_{RESWP}	1	—	—	ms	Figure 5.1 Figure 5.2
	t_{RESWD}	0.6	—	—	ms	
	t_{RESWS}	0.3	—	—	ms	
	t_{RESWF}	200	—	—	μ s	
	t_{RESW}	200	—	—	μ s	
Waiting time after release from the RES# pin reset	t_{RESWT}	54	—	55	t_{Lcyc}	Figure 5.1
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)	t_{RESW2}	100	—	108	t_{Lcyc}	



**Figure 5.1 Reset Input Timing at Power-On****Figure 5.2 Reset Input Timing**

Table 5.17 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
LOCO clock cycle time	t _{LCyc}	4.63	4.16	3.78	μs	
LOCO clock oscillation frequency	f _{LOCO}	216	240	264	kHz	
LOCO clock oscillation stabilization wait time	t _{LOCOWT}	—	—	44	μs	Figure 5.6
IWDT-dedicated low-speed clock cycle time	t _{ILCyc}	9.26	8.33	7.57	μs	
IWDT-dedicated low-speed clock oscillation frequency	f _{ILOCO}	108	120	132	kHz	
IWDT-dedicated low-speed clock oscillation stabilization wait time	t _{ILOCOWT}	—	142	190	μs	Figure 5.7




**Figure 5.6 LOCO Clock Oscillation Start Timing****Figure 5.7 IWDT-dedicated Low-Speed Clock Oscillation Start Timing**

Table 5.22 Timing of Recovery from Low Power Consumption Modes (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time after cancellation of deep software standby mode	t _{DSBY}	—	—	0.9	ms	Figure 5.13
Wait time after cancellation of deep software standby mode	t _{DSBYWT}	23	—	24	t _{Lcyc}	

**Figure 5.13 Deep Software Standby Mode Cancellation Timing**

5.3.5 Bus Timing

Table 5.24 Bus TimingConditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, $2.7 \text{ V} \leq VREFH0 \leq AVCC0$,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

ICLK = PCLKA = 8 to 120 MHz, PCLKB = BCLK = SDCLK = 8 to 60 MHz, $T_a = T_{opr}$,Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $C = 30 \text{ pF}$,

High-drive output is selected by the driving ability control register.

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	12.5	ns	Figure 5.16 to Figure 5.21
Byte control delay time	t_{BCD}	—	12.5	ns	
CS# delay time	t_{CSD}	—	12.5	ns	
ALE delay time	t_{ALED}	—	12.5	ns	
RD# delay time	t_{RSD}	—	12.5	ns	
Read data setup time	t_{RDS}	12.5	—	ns	
Read data hold time	t_{RDH}	0	—	ns	
WR# delay time	t_{WRD}	—	12.5	ns	
Write data delay time	t_{WDD}	—	12.5	ns	
Write data hold time	t_{WDH}	0	—	ns	
WAIT# setup time	t_{WTS}	12.5	—	ns	
WAIT# hold time	t_{WTH}	0	—	ns	
Address delay time 2 (SDRAM)	t_{AD2}	1	12.5	ns	Figure 5.22 Figure 5.23
CS# delay time 2 (SDRAM)	t_{CSD2}	1	12.5	ns	
DQM delay time (SDRAM)	t_{DQMD}	1	12.5	ns	
CKE delay time (SDRAM)	t_{CKED}	1	12.5	ns	
Read data setup time 2 (SDRAM)	t_{RDS2}	10	—	ns	
Read data hold time 2 (SDRAM)	t_{RDH2}	0	—	ns	
Write data delay time 2 (SDRAM)	t_{WDD2}	—	12.5	ns	
Write data hold time 2 (SDRAM)	t_{WDH2}	1	—	ns	
WE# delay time (SDRAM)	t_{WED}	1	12.5	ns	
RAS# delay time (SDRAM)	t_{RASD}	1	12.5	ns	
CAS# delay time (SDRAM)	t_{CASD}	1	12.5	ns	





Figure 5.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)



Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.


Figure 5.28 SDRAM Space Mode Register Set Bus Timing

Table 5.28 TMR Timing

Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq VREFH0 \leq AVCC0$,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$,
Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $C = 30$ pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
TMR	Timer clock pulse width	t_{TMCWL} , t_{TMCWH}	1.5	—	t_{PBcyc}	Figure 5.36
			2.5	—		

Note 1. t_{PBcyc} : PCLKB cycle

**Figure 5.36 TMR Clock Input Timing****Table 5.29 CMTW Timing**

Conditions: $VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, 2.7 V $\leq VREFH0 \leq AVCC0$,
 $VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$,
Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $C = 30$ pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
CMTW	Input capture input pulse width	$t_{CMTWICW}$	1.5	—	t_{PBcyc}	Figure 5.37
			2.5	—		

Note 1. t_{PBcyc} : PCLKB cycle


**Figure 5.37 CMTW Input Capture Input Timing**

Table 5.37 QSPI Timing



Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}, Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF, High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions*2
QSPI	QSPCLK clock cycle	t _{QScyc}	2	4080	t _{PBcyc}	Figure 5.51, Figure 5.52, Figure 5.53
	Data input setup time*3	t _{Su}	6.5	—	ns	
	Data input hold time	t _{IH}	5	—	ns	
	SS setup time	t _{LEAD}	1.5	8.5	t _{QScyc}	
	SS hold time	t _{LAG}	1	8	t _{QScyc}	
	Data output delay time	t _{OD}	—	10.0	ns	
	Data output hold time	t _{OH}	-5	—	ns	
	Successive transmission delay time	t _{TD}	1	8	t _{QScyc}	

Note 1. t_{PBcyc}: PCLKB cycle

Note 2. We recommend using pins that have a letter ("A", "B", etc.) to indicate group membership appended to their names as groups. For the QSPI interface, the AC portion of the electrical characteristics is measured for each group.

Note 3. For version G products (+85 < T_a ≤ +105°C), the high-drive ability control register of the QSPCLK pin measures this data input setup time with the high-speed interface high-drive output selected.

**Figure 5.51 QSPI Clock Timing****Figure 5.52 Transmit/Receive Timing (CPHA = 0)**