

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RXv2
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 29x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565n9bdlk-20">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565n9bdlk-20</a>

**Table 1.1 Outline of Specifications (5/9)**

Classification	Module/Function	Description
Timers	8-bit timers (TMRb)	<ul style="list-style-type: none"> <li>(8 bits × 2 channels) × 2 units</li> <li>Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal</li> <li>Capable of output of pulse trains with desired duty cycles or of PWM signals</li> <li>The 2 channels of each unit can be cascaded to create a 16-bit timer</li> <li>Generation of triggers for A/D converter conversion</li> <li>Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12</li> <li>Event linking by the ELC</li> </ul>
	Compare match timer (CMT)	<ul style="list-style-type: none"> <li>(16 bits × 2 channels) × 2 units</li> <li>Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512)</li> <li>Event linking by the ELC</li> </ul>
	Compare match timer W (CMTW)	<ul style="list-style-type: none"> <li>(32 bits × 1 channel) × 2 units</li> <li>Compare-match, input-capture input, and output-comparison output are available.</li> <li>Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512)</li> <li>Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events.</li> <li>Event linking by the ELC</li> </ul>
	Realtime clock (RTCd)*4	<ul style="list-style-type: none"> <li>Clock sources: Main clock, sub clock</li> <li>Selection of the 32-bit binary count in time count/second unit possible</li> <li>Clock and calendar functions</li> <li>Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt</li> <li>Battery backup operation</li> <li>Time-capture facility for three values</li> <li>Event linking by the ELC</li> </ul>
	Watchdog timer (WDTa)	<ul style="list-style-type: none"> <li>14 bits × 1 channel</li> <li>Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128, PCLKB/512, PCLKB/2048, PCLKB/8192)</li> </ul>
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> <li>14 bits × 1 channel</li> <li>Counter-input clock: IWDT-dedicated on-chip oscillator</li> <li>Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256</li> <li>Window function: The positions where the window starts and ends are specifiable (the window defines the timing with which refreshing is enabled and disabled).</li> <li>Event linking by the ELC</li> </ul>
Communication function	Ethernet controller (ETHERC)	<ul style="list-style-type: none"> <li>Input and output of Ethernet/IEEE 802.3 frames</li> <li>Transfer at 10 or 100 Mbps</li> <li>Full- and half-duplex modes</li> <li>MII (Media Independent Interface) or RMII (Reduced Media Independent Interface) as defined in IEEE 802.3u</li> <li>Detection of Magic Packets™*1 or output of a “wake-on-LAN” signal (WOL)</li> <li>Compliance with flow control as defined in IEEE 802.3x standards</li> </ul>
	DMA controller for Ethernet controller (EDMACa)	<ul style="list-style-type: none"> <li>Alleviation of CPU load by the descriptor control method</li> <li>Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes</li> </ul>
	USB 2.0 FS host/function module (USBb)	<ul style="list-style-type: none"> <li>Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS</li> <li>One port</li> <li>Compliance with the USB 2.0 specification</li> <li>Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only)</li> <li>Both self-power mode and bus power are supported</li> <li>OTG (On the Go) operation is possible (low-speed is not supported)</li> <li>Incorporates 2 Kbytes of RAM as a transfer buffer</li> <li>External pull-up and pull-down resistors are not required</li> </ul>

**Table 1.2 Code Flash Memory Capacity and Comparison of Functions for Different Packages (2/2)**

Functions	Products Package	Products with 1 Mbyte of code flash memory or less		Products with at least 1.5 Mbytes of code flash memory		
		145 Pins, 144 Pins	100 Pins	177 Pins, 176 Pins	145 Pins, 144 Pins	100 Pins
12-bit A/D converter		AN000 to 007 (unit 0: 8 channels) AN100 to 120 (unit 1: 21 channels)	AN000 to 007 (unit 0: 8 channels) AN100 to 113 (unit 1: 14 channels)	AN000 to 007 (unit 0: 8 channels) AN100 to 120 (unit 1: 21 channels)		AN000 to 007 (unit 0: 8 channels) AN100 to 113 (unit 1: 14 channels)
12-bit D/A converter		Ch. 0 and 1	Ch. 1	Ch. 0 and 1	Ch. 1	
Temperature sensor				Available		
CRC calculator				Available		
Data operation circuit				Available		
Clock frequency accuracy measurement circuit				Available		
Encryption	AES		Available*1	Incorporated in the Trusted Secure IP		
	RNG		Available*1	Incorporated in the Trusted Secure IP		
	Trusted Secure IP		Not available		Available	
Event link controller				Available		

Note 1. Regarding the public release of this module, an exchange of non-disclosure agreement is necessary. For details, contact your Renesas sales agency.

**Table 1.4 Pin Functions (7/8)**

Classifications	Pin Name	I/O	Description
Parallel data capture unit	PIXCLK	Input	Image transfer clock pin
	VSYNC	Input	Vertical synchronization signal pin
	Hsync	Input	Horizontal synchronization signal pin
	PIXD0 to PIXD7	Input	8-bit image data pins
	PCKO	Output	Output pin for dot clock
Graphic-LCD controller	LCD_CLK-A, LCD_CLK-B	Output	Panel clock output pin
	LCD_TCON3-A/ LCD_TCON3-B to LCD_TCON0-A/ LCD_TCON0-B	Output	Control signal output pin
	LCD_DATA23-A/ LCD_DATA23-B to LCD_DATA0-A/ LCD_DATA0-B	Output	LCD signal output pin
	LCD_EXTCLK-A, LCD_EXTCLK-B	Input	Panel clock source input pin
	RTCOUT	Output	Output pin for 1-Hz/64-Hz clock
	RTCIC0 to RTCIC2	Input	Time capture event input pins
	AN000 to AN007, AN100 to AN120	Input	Input pins for the analog signals to be processed by the A/D converter
	ADTRG0#, ADTRG1#	Input	Input pins for the external trigger signals that start the A/D conversion
12-bit A/D converter	ANEX0	Output	Extended analog output pin
	ANEX1	Input	Extended analog input pin
12-bit D/A converter	DA0, DA1	Output	Output pins for the analog signals to be processed by the D/A converter
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter (unit 0). Connect this pin to a branch from the VCC power supply. Connect the pin to AVSS0 via a 0.1- $\mu$ F multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter (unit 0). Connect this pin to a branch from the VSS ground power supply. Connect the pin to AVCC0 via a 0.1- $\mu$ F multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter (unit 0). Connect this pin to VCC if the 12-bit A/D converter is not to be used.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter (unit 0). Connect this pin to VSS if the 12-bit A/D converter is not to be used.
	AVCC1	Input	Analog voltage supply and reference voltage supply pin for the 12-bit A/D converter (unit 1) and D/A converter. This pin also supplies the analog voltage to the temperature sensor. Connect this pin to a branch from the VCC power supply. Connect the pin to AVSS1 via a 0.1- $\mu$ F multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	AVSS1	Input	Analog voltage supply and reference voltage supply pin for the 12-bit A/D converter (unit 1) and D/A converter. This pin also supplies the analog ground voltage to the temperature sensor. Connect this pin to a branch from the VSS ground power supply. Connect the pin to AVCC1 via a 0.1- $\mu$ F multilayer ceramic capacitor. The capacitor should be placed close to the pin.

**Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (7/8)**

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
P3		P87		MTIOC4C/ TIOCA2	SMOSI10/ SSDA10/TXD10	SDHI_D2-C/PIXD2			
P4		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	CTS1#/RTS1#/ SS1#/CTX1/ USB0_OVRCUR A		LCD_CL K-A	IRQ4	
P5	VSS_USB								
P6	VCC_USB								
P7		P57			RXD7/SMISO7/ SSCL7/SSLC0-B		LCD_DA TA3-A		
P8		P10	ALE	MTIC5W/ TMRI3				IRQ0	
P9		P52	RD#		RXD2/SMISO2/ SSCL2/SSLB3-A				
P10		P83	EDACK1	MTIOC4C	ET0_CRS/ RMI0_CRS_DV/ SCK10/SS10#/ CTS10#		LCD_DA TA8-A		
P11		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMC12/PO30/ TIC0	ET0_ETXD3/ RXD8/SMISO8/ SSCL8/ SMISO10/ SSCL10/RXD10/ MOSIA-A	MMC_D6-A	LCD_DA TA10-A	IRQ13	
P12		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMC1/PO25/ POE0#	ET0_TX_CLK/ SCK5/CTS8#/ RTS8#/SS8#/ SS10#/CTS10#/ RTS10#/SSLA0- A	QMI-A/QIO1-A/ SDHI_D1-A/ SDSI_D1-A/ MMC_D1-A	LCD_DA TA15-A		
P13		PC2	A18	MTIOC4B/ TCLKA/PO21	ET0_RX_DV/ RXD5/SMISO5/ SSCL5/SSLA3-A	SDHI_D3-A/ SDSI_D3-A/ MMC_CD-A	LCD_DA TA19-A		
P14		P75	CS5#	PO20	ET0_ERXDO/ RMI0_RXDO/ SCK11/RTS11#	SDHI_D2-A/ SDSI_D2-A/ MMC_RES#-A	LCD_DA TA20-A		
P15	VCC								
R1		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMC10/PO1	RXD0/SMISO0/ SSCL0/SCL1/ USB0_EXICEN	SDHI_CLK-C/ PIXD5		IRQ9	
R2		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0	TXD0/SMISO1/ SSDA0/SDA1/ USB0_ID	SDHI_CMD-C/ PIXD4		IRQ8	
R3		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/RTCOUP	TXD1/SMISO1/ SSDA1/RXD3/ SMISO3/SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCUR B			IRQ6	ADTRG0 #
R4		P13	WR2#/BC2#	MTIOC0B/ TIOCA5/TMO3/ PO13	TXD2/SMISO2/ SSDA2/ SDA0[FM+]		LCD_TC ON0-A	IRQ3	ADTRG1 #
R5					USB0_DM				
R6					USB0_DP				
R7		P56	EDACK1	MTIOC3C/ TIOCA1	SCK7/RSPCKC- B		LCD_DA TA4-A		
R8		P11		MTIC5V/TMC13	SCK2		LCD_DA TA7-A	IRQ1	

**Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (3/7)**

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCF, PDC)	GLCDC	Interrupt	A/D D/A
49	VSS_USB								
50		P56	EDACK1	MTIOC3C/TIOCA1	SCK7*1				
51	TRDATA3	P55	D0[A0/D0]*1/ WAIT#/EDREQ0	MTIOC4D/TMO3	ET0_EXOUT/TXD7*1/ SMOSI7*1/ SSDA7*1/CRX1			IRQ10	
52	TRDATA2	P54	ALE/D1[A1/D1]*1/ EDACK0	MTIOC4B/TMCI1	ET0_LINKSTA/CTS2#/RTS2#/SS2#/CTX1				
53		P53*2	BCLK						
54		P52	RD#		RXD2/SMISO2/SSCL2/SSLB3-A				
55		P51	WR1#/BC1#/WAIT#		SCK2/SSLB2-A				
56		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2/SSLB1-A				
57	VSS								
58	TRCLK	P83	EDACK1	MTIOC4C	ET0_CRS/RMII0_CRS_DV/SCK10/SS10#/CTS10#				
59	VCC								
60	UB	PC7	A23/CS0#	MTIOC3A/MTCCLKB/TMO2/PO31/TOC0/CACREF	ET0_COL/TXD8/SMOSI8/SSDA8/SMOSI10/SSDA10/TXD10/MISOA-A	MMC_D7-A		IRQ14	
61		PC6	D2[A2/D2]*1/A22/CS1#	MTIOC3C/MTCCLKA/TMC12/PO30/TIC0	ET0_ETXD3/RXD8/SMISO8/SSCL8/SMISO10/SSCL10/RXD10/MOSIA-A	MMC_D6-A		IRQ13	
62		PC5	D3[A3/D3]*1/A21/CS2#/WAIT#	MTIOC3B/MTCCLKD/TMII12/PO29	ET0_ETXD2/SCK8/SCK10/RSPCKA-A	MMC_D5-A			
63	TRSYNC	P82	EDREQ1	MTIOC4A/PO28	ET0_ETXD1/RMII0_TXD1/SMOSI10/SSDA10/TXD10	MMC_D4-A			
64	TRDATA1	P81	EDACK0	MTIOC3D/PO27	ET0_ETXD0/RMII0_TXD0/SMISO10/SSCL10/RXD10	QIO3-A/SDHI_CD/MMC_D3-A			
65	TRDATA0	P80	EDREQ0	MTIOC3B/PO26	ET0_TX_EN/RMII0_RX_EN/SCK10/RTS10#	QIO2-A/SDHI_WP/MMC_D2-A			
66		PC4	A20/CS3#	MTIOC3D/MTCCLKC/TMC11/PO25/POE0#	ET0_TX_CLK/SCK5/CTS8#/RTS8#/SS8#/SS10#/CTS10#/RTS10#/SSLA0-A	QMI-A/QIO1-A/SDHI_D1-A/SDSI_D1-A/MMC_D1-A			
67		PC3	A19	MTIOC4D/TCLKB/PO24	ET0_TX_ER/TXD5/SMOSI5/SSDA5	QMO-A/QIO0-A/SDHI_D0-A/SDSI_D0-A/MMC_D0-A			
68	TRDATA7	P77	CS7#	PO23	ET0_RX_ER/RMII0_RX_ER/SMOSI11/SSDA11/TXD11	QSPCLK-A/SDHI_CLK-A/SDSI_CLK-A/MMC_CLK-A			

**Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (5/5)**


Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	Communication (ETHERC, SCI, RSPI, RIIC, CAN, USB)	Memory Interface Camera Interface (QSPI, SDHI, SDSI, MMCIF, PDC)	GLCDC	Interrupt	A/D D/A
79		PD7	D7[A7/D7]	MTIC5U/ POE0#	SSLC3-A	QMI-B/QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DA TA17-B*1	IRQ7	AN107
80		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#	SSLC2-A	QMO-B/QIO0-B/ SDHI_D0-B/ MMC_D0-B	LCD_DA TA18-B*1	IRQ6	AN106
81		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ POE10#	SSLC1-A	QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DA TA19-B*1	IRQ5	AN113
82		PD4	D4[A4/D4]	MTIOC8B/ POE11#	SSLC0-A	QSSL_B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DA TA20-B*1	IRQ4	AN112
83		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	RSPCKC-A	QIO3-B/SDHI_D3-B/ MMC_D3-B	LCD_DA TA21-B*1	IRQ3	AN111
84		PD2	D2[A2/D2]	MTIOC4D/TIC2	MISOC-A/CRX0	QIO2-B/SDHI_D2-B/ MMC_D2-B	LCD_DA TA22-B*1	IRQ2	AN110
85		PD1	D1[A1/D1]	MTIOC4B/ POE0#	MOSIC-A/CTX0		LCD_DA TA23-B*1	IRQ1	AN109
86		PD0	D0[A0/D0]	POE4#			LCD_EX TCLK-B *1	IRQ0	AN108
87		P47						IRQ15-DS	AN007
88		P46						IRQ14-DS	AN006
89		P45						IRQ13-DS	AN005
90		P44						IRQ12-DS	AN004
91		P43						IRQ11-DS	AN003
92		P42						IRQ10-DS	AN002
93		P41						IRQ9-DS	AN001
94	VREFL0								
95		P40						IRQ8-DS	AN000
96	VREFH0								
97	AVCC0								
98		P07						IRQ15 ADTRG0 #	
99	AVSS0								
100		P05						IRQ13	DA1

Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.

Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

## 2. CPU

Figure 2.1 shows register set of the CPU.



**Figure 2.1 Register Set of the CPU**

**Table 4.1 List of I/O Registers (Address Order) (18 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8528h	MMCIF	Response Register 1	CERESP1	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 852Ch	MMCIF	Response Register 0	CERESP0	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8530h	MMCIF	Automatically Issued CMD12 Response Register	CERESPCM D12	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8534h	MMCIF	Data Register	CEDATA	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 853Ch	MMCIF	Boot Operation Setting Register	CEBOOT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8540h	MMCIF	Interrupt status Flag Register	CEINT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8544h	MMCIF	Interrupt request Enable Register	CEINTEN	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8548h	MMCIF	Status Register 1	CEHOSTSTS 1	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 854Ch	MMCIF	Status Register 2	CEHOSTSTS 2	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8570h	MMCIF	MMC Detection and Port Control Register	CEDETECT	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 8574h	MMCIF	Special Mode Setting Register	CEADDMODE	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 857Ch	MMCIF	Version Register	CEVERSION	32	32	2, 3 PCLKB	2 ICLK	MMCIF
0008 9000h	S12AD	A/D Control Register	ADCSCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9004h	S12AD	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9008h	S12AD	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 900Ch	S12AD	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9010h	S12AD	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9014h	S12AD	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9018h	S12AD	A/D Data Duplication Register	ADDBLDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 901Eh	S12AD	A/D Self-Diagnosis Data Register	ADRDR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9020h	S12AD	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9022h	S12AD	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9024h	S12AD	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9026h	S12AD	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9028h	S12AD	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Ah	S12AD	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Ch	S12AD	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 902Eh	S12AD	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9063h	S12AD	A/D Conversion Time Setting Protection Release Register	ADSAMPR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9066h	S12AD	A/D Sample-and-Hold Circuit Control Register	ADSHCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 906Eh	S12AD	A/D Conversion Time Setting Register	ADSAM	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 907Ah	S12AD	A/D Disconnection Detection Control Register	ADDISCR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 907Ch	S12AD	A/D Sample-and-Hold Operating Mode Select Register	ADSHMSR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa

**Table 4.1 List of I/O Registers (Address Order) (19 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9080h	S12AD	A/D Group Scan Priority Control Register	ADGSPCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9084h	S12AD	A/D Data Duplication Register A	ADDBLDRA	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9086h	S12AD	A/D Data Duplication Register B	ADDBLDRB	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 908Ch	S12AD	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9090h	S12AD	A/D Comparison Function Control Register	ADCMPCR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9094h	S12AD	A/D Comparison Function Window A Channel Select Register 0	ADCMPANSR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9098h	S12AD	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 909Ch	S12AD	A/D Comparison Function Window A Lower Level Setting Register	ADCMHDR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 909Eh	S12AD	A/D Comparison Function Window A Upper Level Setting Register	ADCMHDR1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90A0h	S12AD	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90A6h	S12AD	A/D Comparison Function Window B Channel Select Register	ADCMPBSR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90A8h	S12AD	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90AAh	S12AD	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90ACh	S12AD	A/D Comparison Function Window B Channel Status Register	ADCMPSR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90D4h	S12AD	A/D Channel Select Register C0	ADANSC0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90D9h	S12AD	A/D Group C Trigger Select Register	ADGCTRGR	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E0h	S12AD	A/D Sampling State Register 0	ADSSTR0	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E1h	S12AD	A/D Sampling State Register 1	ADSSTR1	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E2h	S12AD	A/D Sampling State Register 2	ADSSTR2	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E3h	S12AD	A/D Sampling State Register 3	ADSSTR3	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E4h	S12AD	A/D Sampling State Register 4	ADSSTR4	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E5h	S12AD	A/D Sampling State Register 5	ADSSTR5	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E6h	S12AD	A/D Sampling State Register 6	ADSSTR6	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 90E7h	S12AD	A/D Sampling State Register 7	ADSSTR7	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9100h	S12AD1	A/D Control Register	ADCSR	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9104h	S12AD1	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9106h	S12AD1	A/D Channel Select Register A1	ADANSA1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 9108h	S12AD1	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 910Ah	S12AD1	A/D-Converted Value Addition/Average Function Channel Select Register 1	ADADS1	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 910Ch	S12AD1	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	S12AD Fa
0008 910Eh	S12AD1	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	S12AD Fa

**Table 4.1 List of I/O Registers (Address Order) (23 / 61)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A002h	SCI0	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A003h	SCI0	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A004h	SCI0	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A005h	SCI0	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A006h	SMC10	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A007h	SCI0	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A008h	SCI0	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A009h	SCI0	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Ah	SCI0	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Bh	SCI0	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Ch	SCI0	I <sup>2</sup> C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Dh	SCI0	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Eh	SCI0	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Fh	SCI0	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A00Eh	SCI0	Transmit Data Register HL	TDRHL	16	16	4, 5 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A010h	SCI0	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A011h	SCI0	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A010h	SCI0	Receive Data Register HL	RDRHL	16	16	4, 5 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A012h	SCI0	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A020h	SCI1	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A021h	SCI1	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A022h	SCI1	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii
0008 A023h	SCI1	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	SC Ig, SC Ih, SC Ii

Note 6. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.

Note 7. Reference value

**Table 5.6 DC Characteristics (3) (Products for products with at least 1.5 Mbytes of code flash memory)**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V,

T<sub>a</sub> = T<sub>opr</sub>

		Item	Symbol	D version		G version		Unit	Test Conditions
				Typ.	Max.	Typ.	Max.		
Supply current <sup>*1</sup>	High-speed operating mode	Max. <sup>*2</sup>	I <sub>CC</sub> <sup>*3</sup>	—	60	—	73	mA	ICLK = 120 MHz PCLKA = 120 MHz PCLKB = 60 MHz PCLKC = 60 MHz PCLKD = 60 MHz FCLK = 60 MHz BCLK = 120 MHz BCLK pin = 60 MHz
		Normal		26	—	26	—		
		Peripheral function clock signal supplied <sup>*4</sup>		13	—	13	—		
		Peripheral function clock signal stopped <sup>*4</sup>		17	—	17	—		
		Core Mark		20	38	20	52		
		Peripheral function clock signal stopped <sup>*4</sup>		9	26	9	39		
		Sleep mode: The clock signal to peripheral modules is supplied <sup>*4</sup>		6	—	6	—		
		All-module-clock-stop mode (reference value)		7	—	7	—		
		Increased by BGO operation <sup>*7</sup>		—	12	—	12		
		Reading from the code flash memory while the data flash memory is being programmed		1.6	—	1.6	—		All clocks 1 MHz
		Reading from the code flash memory while the code flash memory is being programmed		1.6	—	1.6	—		All clocks 32.768 kHz
		Increased by Trusted Secure IP operation		1.6	13	1.6	22.4		
		Low-speed operating mode 1: Supply of the clock signal to peripheral modules is stopped <sup>*4</sup>		15.5	70	15.5	98	μA	
		Low-speed operating mode 2: Supply of the clock signal to peripheral modules is stopped <sup>*4</sup>		11.5	42	11.5	54		
		Software standby mode		4.9	32	4.9	47		
	Deep software standby mode	Power supplied to standby RAM and USB resume detecting unit (USB0 only)		1	—	1	—		
		Power not supplied to standby RAM and USB resume detecting unit (USB0 only)		2	—	2	—		
		Power-on reset circuit and low-power consumption function disabled <sup>*5</sup>		0.9	—	0.9	—		V <sub>BATT</sub> = 2.0 V, VCC = 0 V
		Power-on reset circuit and low-power consumption function enabled <sup>*6</sup>		1.6	—	1.6	—		V <sub>BATT</sub> = 3.3 V, VCC = 0 V
		Increased by RTC operation		1.7	—	1.7	—		V <sub>BATT</sub> = 2.0 V, VCC = 0 V
		RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate)		3.3	—	3.3	—		V <sub>BATT</sub> = 3.3 V, VCC = 0 V
		Inrush current on returning from deep software standby mode	I <sub>RUSH</sub>	—	130	—	130	mA	μC
		Energy of inrush current <sup>*8</sup>	E <sub>RUSH</sub>	—	1.0	—	1.0	μC	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripheral modules is stopped in this state.

Note 3. I<sub>CC</sub> depends on f (ICLK) as follows. (ICLK/PCLKA:PCLKB/PCLKC/PCLKD:BCLK:BCLK pin = 10:5:10:5 when EXTAL = 12 MHz [D version])


$$I_{CC} \text{ Max.} = 0.38 \times f + 14 \text{ (max. operation in high-speed operating mode)}$$


$$I_{CC} \text{ Typ.} = 0.18 \times f + 4 \text{ (ICLK 1 MHz max) (normal operation in high-speed operating mode)}$$

$$I_{CC} \text{ Typ.} = 0.4 \times f + 1.2 \text{ (low-speed operating mode 1)}$$

$$I_{CC} \text{ Max.} = 0.2 \times f + 14 \text{ (sleep mode)}$$

[G version]

**Figure 5.24 SDRAM Space Single Write Bus Timing**

**Figure 5.26 SDRAM Space Multiple Write Bus Timing**


**Table 5.34 SC Ig, SC Ih, and SC Ii Timing**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T<sub>a</sub> = T<sub>opr</sub>, Output load conditions: V<sub>OH</sub> = VCC × 0.5, V<sub>OL</sub> = VCC × 0.5, C = 30 pF, High-drive output is selected by the driving ability control register.

Item			Symbol	Min.*1	Max.*1	Unit*1	Test Conditions	
SC Ig, SC Ih	Input clock cycle	Asynchronous	t <sub>Scyc</sub>	4	—	t <sub>PBcyc</sub>	Figure 5.42	
		Clock synchronous		6	—			
	Input clock pulse width		t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>		
	Input clock rise time		t <sub>SCKr</sub>	—	5	ns		
	Input clock fall time		t <sub>SCKf</sub>	—	5	ns		
	Output clock cycle	Asynchronous*2	t <sub>Scyc</sub>	8	—	t <sub>PBcyc</sub>		
		Clock synchronous		4	—			
	Output clock pulse width		t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>		
	Output clock rise time		t <sub>SCKr</sub>	—	5	ns		
	Output clock fall time		t <sub>SCKf</sub>	—	5	ns		
SC Ii	Transmit data delay time	Clock synchronous	t <sub>TXD</sub>	—	28	ns	Figure 5.43	
	Receive data setup time	Clock synchronous	t <sub>RXS</sub>	15	—	ns		
	Receive data hold time	Clock synchronous	t <sub>RXH</sub>	5	—	ns		
	Input clock cycle	Asynchronous	t <sub>Scyc</sub>	4	—	t <sub>PAcyc</sub>	Figure 5.42	
		Clock synchronous		12	—			
	Input clock pulse width		t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>		
	Input clock rise time		t <sub>SCKr</sub>	—	5	ns		
	Input clock fall time		t <sub>SCKf</sub>	—	5	ns		
	Output clock cycle	Asynchronous*2	t <sub>Scyc</sub>	8	—	t <sub>PAcyc</sub>		
		Clock synchronous		8	—			
	Output clock pulse width		t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>		
	Output clock rise time		t <sub>SCKr</sub>	—	5	ns		
	Output clock fall time		t <sub>SCKf</sub>	—	5	ns		
	Transmit data delay time	Master	t <sub>TXD</sub>	—	15	ns	Figure 5.43	
		Slave		—	28			
	Receive data setup time	Clock synchronous	t <sub>RXS</sub>	20	—	ns		
	Receive data hold time	Clock synchronous	t <sub>RXH</sub>	5	—			

Note 1. t<sub>PBcyc</sub>: PCLKB cycle; t<sub>PAcyc</sub>: PCLKA cycle

Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1



**Figure 5.54 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output Timing**


**Table 5.40 MMC Host Interface Timing**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T<sub>a</sub> = T<sub>opr</sub>, Output load conditions: V<sub>OH</sub> = VCC × 0.5, V<sub>OL</sub> = VCC × 0.5, C = 30 pF, High-drive output is selected by the driving ability control register.

Item	Symbol	Min.*1	Max.	Unit	Test Conditions*2
MMCIF	t <sub>MMCPP</sub>	2 × t <sub>PBcyc</sub>	—	ns	Figure 5.55
	t <sub>MMCWH</sub>	6.5	—	ns	
	t <sub>MMCWL</sub>	6.5	—	ns	
	t <sub>MMCLH</sub>	—	3	ns	
	t <sub>MMCHL</sub>	—	3	ns	
	t <sub>MMCODY</sub>	-6.6	6.6	ns	
	t <sub>MMCISU</sub>	8	—	ns	
	t <sub>MMCIH</sub>	2.5	—	ns	

Note 1. t<sub>PBcyc</sub>: PCLKB cycle

Note 2. We recommend using pins that have a letter ("A", "B", etc.) to indicate group membership appended to their names as groups. For the MMC interface, the AC portion of the electrical characteristics is measured for each group.

**Figure 5.55 MMC Interface**




Figure 5.70 LCD\_CLK Clock Output Timing





Figure 5.71 LCD Output Data Timing



**Figure 5.82 Flash Memory Programming/Erasuring Suspension Timing**




Figure C 176-Pin LFQFP (PLQP0176KB-A)




Figure E 144-Pin LFQFP (PLQP0144KA-B)