



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | RXv2                                                                                                                                                                            |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 120MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB                                                                                    |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 136                                                                                                                                                                             |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 32K x 8                                                                                                                                                                         |
| RAM Size                   | 640K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 29x12b; D/A 2x12b                                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 176-LQFP                                                                                                                                                                        |
| Supplier Device Package    | 176-LFQFP (24x24)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565neddfc-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f565neddfc-30</a> |

**Table 1.2 Code Flash Memory Capacity and Comparison of Functions for Different Packages (1/2)**

| Functions              | Products                                   | Products with 1 Mbyte of code flash memory or less |                           | Products with at least 1.5 Mbytes of code flash memory   |                    |                           |
|------------------------|--------------------------------------------|----------------------------------------------------|---------------------------|----------------------------------------------------------|--------------------|---------------------------|
|                        | Package                                    | 145 Pins, 144 Pins                                 | 100 Pins                  | 177 Pins, 176 Pins                                       | 145 Pins, 144 Pins | 100 Pins                  |
| Code Flash Memory      | Code Flash Memory Capacity                 | 512 Kbytes/768 Kbytes /1 Mbyte                     |                           | 1.5 Mbytes/2 Mbytes                                      |                    |                           |
|                        | Dual bank function                         | Not available                                      |                           | Available                                                |                    |                           |
|                        | BGO function                               | Not available                                      |                           | Available                                                |                    |                           |
| Data Flash Memory      |                                            | Not available                                      |                           | 32 Kbytes                                                |                    |                           |
| RAM                    |                                            | 256 Kbytes                                         |                           | 640 Kbytes<br>(256 Kbytes + 384 Kbytes of expansion RAM) |                    |                           |
| External bus           | External bus width                         | 16/8 bits                                          |                           | 32/16/8 bits                                             | 16/8 bits          |                           |
|                        | SDRAM area controller                      | Available                                          | Not available             | Available                                                |                    | Not available             |
| DMA                    | DMA controller                             | Ch. 0 to 7                                         |                           |                                                          |                    |                           |
|                        | Data transfer controller                   | Available                                          |                           |                                                          |                    |                           |
|                        | EXDMA controller                           | Ch. 0 and 1                                        |                           |                                                          |                    |                           |
| Timers                 | 16-bit timer pulse unit                    | Ch. 0 to 5                                         |                           |                                                          |                    |                           |
|                        | Multi-function timer pulse unit 3          | Ch. 0 to 8                                         |                           |                                                          |                    |                           |
|                        | Port output enable 3                       | Available                                          |                           |                                                          |                    |                           |
|                        | Programmable pulse generator               | Ch. 0 and 1                                        |                           |                                                          |                    |                           |
|                        | 8-bit timers                               | Ch. 0 to 3                                         |                           |                                                          |                    |                           |
|                        | Compare match timer                        | Ch. 0 to 3                                         |                           |                                                          |                    |                           |
|                        | Compare match timer W                      | Ch. 0 and 1                                        |                           |                                                          |                    |                           |
|                        | Realtime clock                             | Available                                          |                           |                                                          |                    |                           |
|                        | Watchdog timer                             | Available                                          |                           |                                                          |                    |                           |
|                        | Independent watchdog timer                 | Available                                          |                           |                                                          |                    |                           |
| Communication function | Ethernet controller                        | Ch. 0 (only for RX65N group)                       |                           |                                                          |                    |                           |
|                        | DMA Controller for the Ethernet Controller | Ch. 0 (only for RX65N group)                       |                           |                                                          |                    |                           |
|                        | USB 2.0 FS host/function module            | Ch. 0                                              |                           |                                                          |                    |                           |
|                        | Serial communications interfaces (SCIg)    | Ch. 0 to 9                                         | Ch. 0 to 3, 5, 6, 8 and 9 | Ch. 0 to 9                                               |                    | Ch. 0 to 3, 5, 6, 8 and 9 |
|                        | Serial communications interfaces (SCIh)    | Ch. 12                                             |                           |                                                          |                    |                           |
|                        | Serial communications interfaces (SCII)    | Ch. 10 and 11                                      |                           |                                                          |                    |                           |
|                        | I <sup>2</sup> C bus interfaces            | Ch. 0 and 2                                        |                           | Ch. 0 to 2                                               |                    | Ch. 0 and 2               |
|                        | Serial peripheral interface                | Ch. 0 to 2                                         |                           |                                                          |                    |                           |
|                        | CAN module                                 | Ch. 0 and 1                                        |                           |                                                          |                    |                           |
|                        | Quad serial peripheral interface           | Ch. 0                                              |                           |                                                          |                    |                           |
|                        | SD host interface                          | Available                                          |                           |                                                          |                    |                           |
|                        | SD slave interface                         | Available                                          |                           |                                                          |                    |                           |
|                        | MMC host interface                         | Available                                          |                           |                                                          |                    |                           |
|                        | Parallel data capture unit                 | Available                                          | Not available             | Available                                                |                    | Not available             |
|                        | Graphics                                   | Graphic-LCD controller                             | Not available             |                                                          | Available          |                           |
| 2D drawing engine      |                                            | Not available                                      |                           | Available                                                |                    |                           |

## 1.5 Pin Assignments

Figure 1.3 to Figure 1.9 show the pin assignments. Table 1.5 to Table 1.10 show the lists of pins and pin functions.

|    | A      | B   | C      | D   | E                                                                                       | F      | G         | H    | J     | K   | L   | M   | N   | P        | R        |          |   |
|----|--------|-----|--------|-----|-----------------------------------------------------------------------------------------|--------|-----------|------|-------|-----|-----|-----|-----|----------|----------|----------|---|
| 15 | PE2    | PE3 | P70    | P65 | P67                                                                                     | VSS    | VCC       | PG7  | PA6   | PB0 | P72 | PB4 | VSS | VCC      | PC1      | 15       |   |
| 14 | PE1    | PE0 | VSS    | PE7 | PG3                                                                                     | PA0    | PA1       | PA2  | PA7   | VCC | PB1 | PB5 | P73 | P75      | P74      | 14       |   |
| 13 | P63    | P64 | PE4    | VCC | PG2                                                                                     | PG4    | PG6       | PA3  | VSS   | P71 | PB3 | PB7 | PC0 | PC2      | P76      | 13       |   |
| 12 | P60    | VSS | P62    | PE5 | PE6                                                                                     | P66    | PG5       | PA4  | PA5   | PB2 | PB6 | P77 | PC3 | PC4      | P80      | 12       |   |
| 11 | PD6    | PG1 | VCC    | P61 | RX65N Group, RX651 Group<br>PTLG0177KA-A<br>(177-Pin TFLGA)<br>(Upper Perspective View) |        |           |      |       |     |     | P81 | P82 | PC6      | VCC      | 11       |   |
| 10 | P97    | PD4 | PG0    | PD7 |                                                                                         |        |           |      |       |     |     | PC5 | PC7 | P83      | VSS      | 10       |   |
| 9  | VCC    | P96 | PD3    | PD5 |                                                                                         |        |           |      |       |     |     | P50 | P51 | P52      | P53      | 9        |   |
| 8  | P94    | PD1 | PD2    | VSS |                                                                                         |        |           |      |       |     |     | P55 | P54 | P10      | P11      | 8        |   |
| 7  | VSS    | P92 | PD0    | P95 |                                                                                         |        |           |      |       |     |     | P85 | P84 | P57      | P56      | 7        |   |
| 6  | VCC    | P91 | P90    | P93 |                                                                                         |        |           |      |       |     |     | PJ1 | PJ0 | VSS_ USB | USB0_ DP | 6        |   |
| 5  | P46    | P47 | P45    | P44 | NC                                                                                      |        |           |      |       |     |     |     | PJ2 | P12      | VCC_ USB | USB0_ DM | 5 |
| 4  | P42    | P41 | P43    | P00 | VSS                                                                                     | BSCANP | PF4       | P35  | PF3   | PF1 | P25 | P86 | P15 | P14      | P13      | 4        |   |
| 3  | VREFL0 | P40 | VREFH0 | P03 | PF5                                                                                     | PJ3    | MD/ FINED | RES# | P34   | PF2 | PF0 | P24 | P22 | P87      | P16      | 3        |   |
| 2  | AVCC0  | P07 | AVCC1  | P02 | EMLE                                                                                    | VCL    | XCOUT     | VSS  | VCC   | P32 | P30 | P26 | P23 | P17      | P20      | 2        |   |
| 1  | AVSS0  | P05 | AVSS1  | P01 | PJ5                                                                                     | VBATT  | XCIN      | XTAL | EXTAL | P33 | P31 | P27 | VCC | VSS      | P21      | 1        |   |
|    | A      | B   | C      | D   | E                                                                                       | F      | G         | H    | J     | K   | L   | M   | N   | P        | R        |          |   |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

**Figure 1.3 Pin Assignment (177-Pin TFLGA)**

**Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (6/8)**

| Pin Number       |                                         |          |                                | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC) | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB) | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDSDI,<br>MMCIF, PDC) | GLCDC            | Interrupt | A/D<br>D/A |
|------------------|-----------------------------------------|----------|--------------------------------|-------------------------------------------------------------|------------------------------------------------------------|----------------------------------------------------------------------------|------------------|-----------|------------|
| 176-Pin<br>LFQFP | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC        |                                                             |                                                            |                                                                            |                  |           |            |
| 109              |                                         | PA4      | A4                             | MTIC5U/<br>MTCLKA/<br>TIOCA1/<br>TMRI0/PO20                 | ET0_MDC/TXD5/<br>SMOSI5/SSDA5/<br>SSLA0-B                  |                                                                            | LCD_DA<br>TA4-B  | IRQ5-DS   |            |
| 110              |                                         | PA3      | A3                             | MTIOC0D/<br>MTCLKD/<br>TIOC0D/<br>TCLKB/PO19                | ET0_MDIO/<br>RXD5/SMISO5/<br>SSCL5                         |                                                                            | LCD_DA<br>TA5-B  | IRQ6-DS   |            |
| 111              | TRDATA3                                 | PG7      | D31                            |                                                             |                                                            |                                                                            |                  |           |            |
| 112              |                                         | PA2      | A2                             | MTIOC7A/<br>PO18                                            | RXD5/SMISO5/<br>SSCL5/SSLA3-B                              |                                                                            | LCD_DA<br>TA6-B  |           |            |
| 113              | TRDATA2                                 | PG6      | D30                            |                                                             |                                                            |                                                                            |                  |           |            |
| 114              |                                         | PA1      | DQM3/A1                        | MTIOC0B/<br>MTCLKC/<br>MTIOC7B/<br>TIOCB0/PO17              | ET0_WOL/<br>SCK5/SSLA2-B                                   |                                                                            | LCD_DA<br>TA7-B  | IRQ11     |            |
| 115              | VCC                                     |          |                                |                                                             |                                                            |                                                                            |                  |           |            |
| 116              | TRCLK                                   | PG5      | D29                            |                                                             |                                                            |                                                                            |                  |           |            |
| 117              | VSS                                     |          |                                |                                                             |                                                            |                                                                            |                  |           |            |
| 118              |                                         | PA0      | DQM2/<br>BC0#/A0               | MTIOC4A/<br>MTIOC6D/<br>TIOCA0/PO16/<br>CACREF              | ET0_TX_EN/<br>RMII0_TXD_EN/<br>SSLA1-B                     |                                                                            | LCD_DA<br>TA8-B  |           |            |
| 119              | TRSYNC                                  | PG4      | D28                            |                                                             |                                                            |                                                                            |                  |           |            |
| 120              |                                         | P67      | DQM1/CS7#                      | MTIOC7C                                                     |                                                            |                                                                            |                  | IRQ15     |            |
| 121              | TRDATA1                                 | PG3      | D27                            |                                                             |                                                            |                                                                            |                  |           |            |
| 122              |                                         | P66      | DQM0/CS6#                      | MTIOC7D                                                     |                                                            |                                                                            |                  |           |            |
| 123              | TRDATA0                                 | PG2      | D26                            |                                                             |                                                            |                                                                            |                  |           |            |
| 124              |                                         | P65      | CKE/CS5#                       |                                                             |                                                            |                                                                            |                  |           |            |
| 125              |                                         | PE7      | D15[A15/<br>D15]/D7[A7/<br>D7] | MTIOC6A/<br>TOC1                                            | MISOB-B                                                    | SDHI_WP/<br>MMC_RES#-B                                                     | LCD_DA<br>TA9-B  | IRQ7      | AN105      |
| 126              |                                         | PE6      | D14[A14/<br>D14]/D6[A6/<br>D6] | MTIOC6C/TIC1                                                | MOSIB-B                                                    | SDHI_CD/<br>MMC_CD-B                                                       | LCD_DA<br>TA10-B | IRQ6      | AN104      |
| 127              | VCC                                     |          |                                |                                                             |                                                            |                                                                            |                  |           |            |
| 128              |                                         | P70      | SDCLK                          |                                                             |                                                            |                                                                            |                  |           |            |
| 129              | VSS                                     |          |                                |                                                             |                                                            |                                                                            |                  |           |            |
| 130              |                                         | PE5      | D13[A13/<br>D13]/D5[A5/<br>D5] | MTIOC4C/<br>MTIOC2B                                         | ET0_RX_CLK/<br>REF50CK0/<br>RSPCKB-B                       |                                                                            | LCD_DA<br>TA11-B | IRQ5      | AN103      |
| 131              |                                         | PE4      | D12[A12/<br>D12]/D4[A4/<br>D4] | MTIOC4D/<br>MTIOC1A/<br>PO28                                | ET0_ERXD2/<br>SSLB0-B                                      |                                                                            | LCD_DA<br>TA12-B |           | AN102      |
| 132              |                                         | PE3      | D11[A11/<br>D11]/D3[A3/<br>D3] | MTIOC4B/<br>PO26/TOC3/<br>POE8#                             | ET0_ERXD3/<br>CTS12#/<br>RTS12#SS12#                       | MMC_D7-B                                                                   | LCD_DA<br>TA13-B |           | AN101      |
| 133              |                                         | PE2      | D10[A10/<br>D10]/D2[A2/<br>D2] | MTIOC4A/<br>PO23/TIC3                                       | RXD12/<br>SMISO12/<br>SSCL12/<br>RXDX12/SSLB3-<br>B        | MMC_D6-B                                                                   | LCD_DA<br>TA14-B | IRQ7-DS   | AN100      |

**Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (2/7)**

| Pin Number | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC)              | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB)                                                 | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDSDI,<br>MMCIF, PDC) | GLCDC | Interrupt | A/D<br>D/A  |
|------------|-----------------------------------------|----------|-------------------------|--------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|-------|-----------|-------------|
| 30         | TCK                                     | P27      | CS7#                    | MTIOC2B/<br>TMC13/PO7                                                    | SCK1/RSPCKB-<br>A                                                                                          |                                                                            |       |           |             |
| 31         | TDO                                     | P26      | CS6#                    | MTIOC2A/<br>TMO1/PO6                                                     | TXD1/SMOSI1/<br>SSDA1/CTS3#/<br>RTS3#/SS3#/<br>MOSIB-A                                                     |                                                                            |       |           |             |
| 32         |                                         | P25      | CS5#/<br>EDACK1         | MTIOC4C/<br>MTCLKB/<br>TIOCA4/PO5                                        | RXD3/SMISO3/<br>SSCL3                                                                                      | SDHI_CD*1/<br>HSYNC                                                        |       |           | ADTRG0<br># |
| 33         |                                         | P24      | CS4#/<br>EDREQ1         | MTIOC4A/<br>MTCLKA/<br>TIOCB4/<br>TMRI1/PO4                              | SCK3/<br>USB0_VBUSEN                                                                                       | SDHI_WP*1/<br>PIXCLK                                                       |       |           |             |
| 34         |                                         | P23      | EDACK0                  | MTIOC3D/<br>MTCLKD/<br>TIOCD3/PO3                                        | TXD3/SMOSI3/<br>SSDA3/CTS0#/<br>RTS0#/SS0#                                                                 | SDHI_D1-C*1/<br>PIXD7                                                      |       |           |             |
| 35         |                                         | P22      | EDREQ0                  | MTIOC3B/<br>MTCLKC/<br>TIOCC3/<br>TMO0/PO2                               | SCK0/<br>USB0_OVRCUR<br>B                                                                                  | SDHI_D0-C*1/<br>PIXD6                                                      |       |           |             |
| 36         |                                         | P21      |                         | MTIOC1B/<br>MTIOC4A/<br>TIOCA3/<br>TMC10/PO1                             | RXD0/SMISO0/<br>SSCL0/SCL1*1/<br>USB0_EXICEN                                                               | SDHI_CLK-C*1/<br>PIXD5                                                     |       | IRQ9      |             |
| 37         |                                         | P20      |                         | MTIOC1A/<br>TIOCB3/<br>TMRI0/PO0                                         | TXD0/SMOSI0/<br>SSDA0/SDA1*1/<br>USB0_ID                                                                   | SDHI_CMD-C*1/<br>PIXD4                                                     |       | IRQ8      |             |
| 38         |                                         | P17      |                         | MTIOC3A/<br>MTIOC3B/<br>MTIOC4B/<br>TIOCB0/<br>TCLKD/TMO1/<br>PO15/POE8# | SCK1/TXD3/<br>SMOSI3/SSDA3/<br>SDA2-DS                                                                     | SDHI_D3-C*1/<br>PIXD3                                                      |       | IRQ7      | ADTRG1<br># |
| 39         |                                         | P87      |                         | MTIOC4C/<br>TIOCA2                                                       | SMOSI10/<br>SSDA10/TXD10                                                                                   | SDHI_D2-C*1/<br>PIXD2                                                      |       |           |             |
| 40         |                                         | P16      |                         | MTIOC3C/<br>MTIOC3D/<br>TIOCB1/<br>TCLKC/TMO2/<br>PO14/RTCOU             | TXD1/SMOSI1/<br>SSDA1/RXD3/<br>SMISO3/SSCL3/<br>SCL2-DS/<br>USB0_VBUSEN/<br>USB0_VBUS/<br>USB0_OVRCUR<br>B |                                                                            |       | IRQ6      | ADTRG0<br># |
| 41         |                                         | P86      |                         | MTIOC4D/<br>TIOCA0                                                       | SMISO10/<br>SSCL10/RXD10                                                                                   | PIXD1                                                                      |       |           |             |
| 42         |                                         | P15      |                         | MTIOC0B/<br>MTCLKB/<br>TIOCB2/<br>TCLKB/TMC12/<br>PO13                   | RXD1/SMOSI1/<br>SSCL1/SCK3/<br>CRX1-DS                                                                     | PIXD0                                                                      |       | IRQ5      |             |
| 43         |                                         | P14      |                         | MTIOC3A/<br>MTCLKA/<br>TIOCB5/<br>TCLKA/TMRI2/<br>PO15                   | CTS1#/RTS1#/<br>SS1#/CTX1/<br>USB0_OVRCUR<br>A                                                             |                                                                            |       | IRQ4      |             |
| 44         |                                         | P13      |                         | MTIOC0B/<br>TIOCA5/TMO3/<br>PO13                                         | TXD2/SMOSI2/<br>SSDA2/<br>SDA0[FM+]                                                                        |                                                                            |       | IRQ3      | ADTRG1<br># |
| 45         |                                         | P12      |                         | TMC1                                                                     | RXD2/SMISO2/<br>SSCL2/<br>SCL0[FM+]                                                                        |                                                                            |       | IRQ2      |             |
| 46         | VCC_USB                                 |          |                         |                                                                          |                                                                                                            |                                                                            |       |           |             |
| 47         |                                         |          |                         |                                                                          | USB0_DM                                                                                                    |                                                                            |       |           |             |
| 48         |                                         |          |                         |                                                                          | USB0_DP                                                                                                    |                                                                            |       |           |             |

**Table 1.10 List of Pin and Pin Functions (100-Pin LQFP) (5/5)**

| Pin Number | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timer<br>(MTU, TPU,<br>TMR, PPG,<br>RTC, CMTW,<br>POE, CAC) | Communication<br>(ETHERC, SCI,<br>RSPI, RIIC,<br>CAN, USB) | Memory Interface<br>Camera Interface<br>(QSPI, SDHI, SDSDI,<br>MMCIF, PDC) | GLCDC                  | Interrupt    | A/D<br>D/A  |
|------------|-----------------------------------------|----------|-------------------------|-------------------------------------------------------------|------------------------------------------------------------|----------------------------------------------------------------------------|------------------------|--------------|-------------|
| 79         |                                         | PD7      | D7[A7/D7]               | MTIC5U/<br>POE0#                                            | SSLC3-A                                                    | QMI-B/QIO1-B/<br>SDHI_D1-B/<br>MMC_D1-B                                    | LCD_DA<br>TA17-B*1     | IRQ7         | AN107       |
| 80         |                                         | PD6      | D6[A6/D6]               | MTIC5V/<br>MTIOC8A/<br>POE4#                                | SSLC2-A                                                    | QMO-B/QIO0-B/<br>SDHI_D0-B/<br>MMC_D0-B                                    | LCD_DA<br>TA18-B*1     | IRQ6         | AN106       |
| 81         |                                         | PD5      | D5[A5/D5]               | MTIC5W/<br>MTIOC8C/<br>POE10#                               | SSLC1-A                                                    | QSPCLK-B/<br>SDHI_CLK-B/<br>MMC_CLK-B                                      | LCD_DA<br>TA19-B*1     | IRQ5         | AN113       |
| 82         |                                         | PD4      | D4[A4/D4]               | MTIOC8B/<br>POE11#                                          | SSLC0-A                                                    | QSSL-B/<br>SDHI_CMD-B/<br>MMC_CMD-B                                        | LCD_DA<br>TA20-B*1     | IRQ4         | AN112       |
| 83         |                                         | PD3      | D3[A3/D3]               | MTIOC8D/<br>TOC2/POE8#                                      | RSPCKC-A                                                   | QIO3-B/SDHI_D3-<br>B/MMC_D3-B                                              | LCD_DA<br>TA21-B*1     | IRQ3         | AN111       |
| 84         |                                         | PD2      | D2[A2/D2]               | MTIOC4D/TIC2                                                | MISOC-A/CRX0                                               | QIO2-B/SDHI_D2-<br>B/MMC_D2-B                                              | LCD_DA<br>TA22-B*1     | IRQ2         | AN110       |
| 85         |                                         | PD1      | D1[A1/D1]               | MTIOC4B/<br>POE0#                                           | MOSIC-A/CTX0                                               |                                                                            | LCD_DA<br>TA23-B*1     | IRQ1         | AN109       |
| 86         |                                         | PD0      | D0[A0/D0]               | POE4#                                                       |                                                            |                                                                            | LCD_EX<br>TCLK-B<br>*1 | IRQ0         | AN108       |
| 87         |                                         | P47      |                         |                                                             |                                                            |                                                                            |                        | IRQ15-<br>DS | AN007       |
| 88         |                                         | P46      |                         |                                                             |                                                            |                                                                            |                        | IRQ14-<br>DS | AN006       |
| 89         |                                         | P45      |                         |                                                             |                                                            |                                                                            |                        | IRQ13-<br>DS | AN005       |
| 90         |                                         | P44      |                         |                                                             |                                                            |                                                                            |                        | IRQ12-<br>DS | AN004       |
| 91         |                                         | P43      |                         |                                                             |                                                            |                                                                            |                        | IRQ11-<br>DS | AN003       |
| 92         |                                         | P42      |                         |                                                             |                                                            |                                                                            |                        | IRQ10-<br>DS | AN002       |
| 93         |                                         | P41      |                         |                                                             |                                                            |                                                                            |                        | IRQ9-DS      | AN001       |
| 94         | VREFL0                                  |          |                         |                                                             |                                                            |                                                                            |                        |              |             |
| 95         |                                         | P40      |                         |                                                             |                                                            |                                                                            |                        | IRQ8-DS      | AN000       |
| 96         | VREFH0                                  |          |                         |                                                             |                                                            |                                                                            |                        |              |             |
| 97         | AVCC0                                   |          |                         |                                                             |                                                            |                                                                            |                        |              |             |
| 98         |                                         | P07      |                         |                                                             |                                                            |                                                                            |                        | IRQ15        | ADTRG0<br># |
| 99         | AVSS0                                   |          |                         |                                                             |                                                            |                                                                            |                        |              |             |
| 100        |                                         | P05      |                         |                                                             |                                                            |                                                                            |                        | IRQ13        | DA1         |

Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.

Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

## 2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers.

R0, a general-purpose register, also functions as the stack pointer (SP).

The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

## 2.2 Control Registers

### (1) Interrupt Stack Pointer (ISP) / User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP).

Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

### (2) Exception Table Register (EXTB)

The exception table register (EXTB) specifies the address where the exception vector table starts.

### (3) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

### (4) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

### (5) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

### (6) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

### (7) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### (8) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

### (9) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit ( $E_j$ ) enables the exception handling ( $E_j = 1$ ), the exception cause can be identified by checking the corresponding  $C_j$  flag in the exception handling routine. If the exception handling is masked ( $E_j = 0$ ), the occurrence of exception can be checked by reading the  $F_j$  flag at the end of a series of processing. Once the  $F_j$  flag has been set to 1, this value is retained until it is cleared to 0 by software ( $j = X, U, Z, O, \text{ or } V$ ).

## 4. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

### (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

### (2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

#### [Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value from the I/O register to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

#### [Instruction examples]

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```

## 4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1 / 61)

| Address    | Module Symbol | Register Name                                      | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function         |
|------------|---------------|----------------------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|--------------------------|
|            |               |                                                    |                 |                |             | ICLK $\geq$ PCLK        | ICLK < PCLK |                          |
| 0008 0000h | SYSTM         | Mode Monitor Register                              | MDMONR          | 16             | 16          | 3 ICLK                  |             | Operating Modes          |
| 0008 0006h | SYSTM         | System Control Register 0                          | SYSCR0          | 16             | 16          | 3 ICLK                  |             | Operating Modes          |
| 0008 0008h | SYSTM         | System Control Register 1                          | SYSCR1          | 16             | 16          | 3 ICLK                  |             | Operating Modes          |
| 0008 000Ch | SYSTM         | Standby Control Register                           | SBYCR           | 16             | 16          | 3 ICLK                  |             | Low Power Consumption    |
| 0008 0010h | SYSTM         | Module Stop Control Register A                     | MSTPCRA         | 32             | 32          | 3 ICLK                  |             | Low Power Consumption    |
| 0008 0014h | SYSTM         | Module Stop Control Register B                     | MSTPCRB         | 32             | 32          | 3 ICLK                  |             | Low Power Consumption    |
| 0008 0018h | SYSTM         | Module Stop Control Register C                     | MSTPCRC         | 32             | 32          | 3 ICLK                  |             | Low Power Consumption    |
| 0008 001Ch | SYSTM         | Module Stop Control Register D                     | MSTPCRD         | 32             | 32          | 3 ICLK                  |             | Low Power Consumption    |
| 0008 0020h | SYSTM         | System Clock Control Register                      | SCKCR           | 32             | 32          | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0024h | SYSTM         | System Clock Control Register 2                    | SCKCR2          | 16             | 16          | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0026h | SYSTM         | System Clock Control Register 3                    | SCKCR3          | 16             | 16          | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0028h | SYSTM         | PLL Control Register                               | PLLCR           | 16             | 16          | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 002Ah | SYSTM         | PLL Control Register 2                             | PLLCR2          | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0030h | SYSTM         | External Bus Clock Control Register                | BCKCR           | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0032h | SYSTM         | Main Clock Oscillator Control Register             | MOSCCR          | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0033h | SYSTM         | Sub-Clock Oscillator Control Register              | SOSCCR          | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0034h | SYSTM         | Low-Speed On-Chip Oscillator Control Register      | LOCOCR          | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |
| 0008 0035h | SYSTM         | IWDT-Dedicated On-Chip Oscillator Control Register | ILOCOCR         | 8              | 8           | 3 ICLK                  |             | Clock Generation Circuit |

**Table 4.1 List of I/O Registers (Address Order) (25 / 61)**

| Address    | Module Symbol | Register Name                    | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 A046h | SMCI2         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A047h | SCI2          | Serial Extended Mode Register    | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A048h | SCI2          | Noise Filter Setting Register    | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A049h | SCI2          | I <sup>2</sup> C Mode Register 1 | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Ah | SCI2          | I <sup>2</sup> C Mode Register 2 | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Bh | SCI2          | I <sup>2</sup> C Mode Register 3 | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Ch | SCI2          | I <sup>2</sup> C Status Register | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Dh | SCI2          | SPI Mode Register                | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Eh | SCI2          | Transmit Data Register H         | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Fh | SCI2          | Transmit Data Register L         | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A04Eh | SCI2          | Transmit Data Register HL        | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A050h | SCI2          | Receive Data Register H          | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A051h | SCI2          | Receive Data Register L          | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A050h | SCI2          | Receive Data Register HL         | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A052h | SCI2          | Modulation Duty Register         | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A060h | SCI3          | Serial Mode Register             | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A061h | SCI3          | Bit Rate Register                | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A062h | SCI3          | Serial Control Register          | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A063h | SCI3          | Transmit Data Register           | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A064h | SCI3          | Serial Status Register           | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A065h | SCI3          | Receive Data Register            | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A066h | SMCI3         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A067h | SCI3          | Serial Extended Mode Register    | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |

**Table 4.1 List of I/O Registers (Address Order) (29 / 61)**

| Address    | Module Symbol | Register Name                    | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 A0CEh | SCI6          | Transmit Data Register H         | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0CFh | SCI6          | Transmit Data Register L         | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0CEh | SCI6          | Transmit Data Register HL        | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0D0h | SCI6          | Receive Data Register H          | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0D1h | SCI6          | Receive Data Register L          | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0D0h | SCI6          | Receive Data Register HL         | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0D2h | SCI6          | Modulation Duty Register         | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E0h | SCI7          | Serial Mode Register             | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E1h | SCI7          | Bit Rate Register                | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E2h | SCI7          | Serial Control Register          | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E3h | SCI7          | Transmit Data Register           | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E4h | SCI7          | Serial Status Register           | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E5h | SCI7          | Receive Data Register            | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E6h | SMCI7         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E7h | SCI7          | Serial Extended Mode Register    | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E8h | SCI7          | Noise Filter Setting Register    | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0E9h | SCI7          | I <sup>2</sup> C Mode Register 1 | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0EAh | SCI7          | I <sup>2</sup> C Mode Register 2 | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0EBh | SCI7          | I <sup>2</sup> C Mode Register 3 | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0ECh | SCI7          | I <sup>2</sup> C Status Register | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0EDh | SCI7          | SPI Mode Register                | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0EEh | SCI7          | Transmit Data Register H         | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |
| 0008 A0EFh | SCI7          | Transmit Data Register L         | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SClg, SClh, Scli |

**Table 4.1 List of I/O Registers (Address Order) (59 / 61)**


| Address    | Module Symbol | Register Name                                             | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|-----------------------------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                                           |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 000E 1300h | GLCDC         | Gamma Correction G Block Register Update Control Register | GAMGVEN         | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1304h | GLCDC         | Gamma Correction Block Function Switch Register           | GAMSW           | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1308h | GLCDC         | Gamma Correction G Table Setting Register 1               | GAMGLUT1        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 130Ch | GLCDC         | Gamma Correction G Table Setting Register 2               | GAMGLUT2        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1310h | GLCDC         | Gamma Correction G Table Setting Register 3               | GAMGLUT3        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1314h | GLCDC         | Gamma Correction G Table Setting Register 4               | GAMGLUT4        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1318h | GLCDC         | Gamma Correction G Table Setting Register 5               | GAMGLUT5        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 131Ch | GLCDC         | Gamma Correction G Table Setting Register 6               | GAMGLUT6        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1320h | GLCDC         | Gamma Correction G Table Setting Register 7               | GAMGLUT7        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1324h | GLCDC         | Gamma Correction G Table Setting Register 8               | GAMGLUT8        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1328h | GLCDC         | Gamma Correction G Area Setting Register 1                | GAMGAREA1       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 132Ch | GLCDC         | Gamma Correction G Area Setting Register 2                | GAMGAREA2       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1330h | GLCDC         | Gamma Correction G Area Setting Register 3                | GAMGAREA3       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1334h | GLCDC         | Gamma Correction G Area Setting Register 4                | GAMGAREA4       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1338h | GLCDC         | Gamma Correction G Area Setting Register 5                | GAMGAREA5       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1340h | GLCDC         | Gamma Correction B Block Register Update Control Register | GAMBVEN         | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1348h | GLCDC         | Gamma Correction B Table Setting Register 1               | GAMBLUT1        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 134Ch | GLCDC         | Gamma Correction B Table Setting Register 2               | GAMBLUT2        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1350h | GLCDC         | Gamma Correction B Table Setting Register 3               | GAMBLUT3        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1354h | GLCDC         | Gamma Correction B Table Setting Register 4               | GAMBLUT4        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1358h | GLCDC         | Gamma Correction B Table Setting Register 5               | GAMBLUT5        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 135Ch | GLCDC         | Gamma Correction B Table Setting Register 6               | GAMBLUT6        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1360h | GLCDC         | Gamma Correction B Table Setting Register 7               | GAMBLUT7        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1364h | GLCDC         | Gamma Correction B Table Setting Register 8               | GAMBLUT8        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1368h | GLCDC         | Gamma Correction B Area Setting Register 1                | GAMBAREA1       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 136Ch | GLCDC         | Gamma Correction B Area Setting Register 2                | GAMBAREA2       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1370h | GLCDC         | Gamma Correction B Area Setting Register 3                | GAMBAREA3       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1374h | GLCDC         | Gamma Correction B Area Setting Register 4                | GAMBAREA4       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1378h | GLCDC         | Gamma Correction B Area Setting Register 5                | GAMBAREA5       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1380h | GLCDC         | Gamma Correction R Block Register Update Control Register | GAMRVEN         | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1388h | GLCDC         | Gamma Correction R Table Setting Register 1               | GAMRLUT1        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 138Ch | GLCDC         | Gamma Correction R Table Setting Register 2               | GAMRLUT2        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1390h | GLCDC         | Gamma Correction R Table Setting Register 3               | GAMRLUT3        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1394h | GLCDC         | Gamma Correction R Table Setting Register 4               | GAMRLUT4        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 1398h | GLCDC         | Gamma Correction R Table Setting Register 5               | GAMRLUT5        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 139Ch | GLCDC         | Gamma Correction R Table Setting Register 6               | GAMRLUT6        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13A0h | GLCDC         | Gamma Correction R Table Setting Register 7               | GAMRLUT7        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13A4h | GLCDC         | Gamma Correction R Table Setting Register 8               | GAMRLUT8        | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13A8h | GLCDC         | Gamma Correction R Area Setting Register 1                | GAMRAREA1       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13ACh | GLCDC         | Gamma Correction R Area Setting Register 2                | GAMRAREA2       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13B0h | GLCDC         | Gamma Correction R Area Setting Register 3                | GAMRAREA3       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13B4h | GLCDC         | Gamma Correction R Area Setting Register 4                | GAMRAREA4       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13B8h | GLCDC         | Gamma Correction R Area Setting Register 5                | GAMRAREA5       | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13C0h | GLCDC         | Output Control Block Register Update Control Register     | OUTVEN          | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13C4h | GLCDC         | Output Interface Register                                 | OUTSET          | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13C8h | GLCDC         | Brightness Adjustment Register 1                          | BRIGHT1         | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |
| 000E 13CCh | GLCDC         | Brightness Adjustment Register 2                          | BRIGHT2         | 32             | 32          | 2, 3 PCLKA              | 1, 2 ICLK   | GLCDC            |

## 5.3.2 Clock Timing

**Table 5.14 BCLK Pin Output, SDCLK Pin Output Clock Timing**

Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $T_a = T_{opr}$


| Item                              |                            | Symbol     | Min. | Typ. | Max. | Unit | Test Conditions |
|-----------------------------------|----------------------------|------------|------|------|------|------|-----------------|
| BCLK pin output cycle time        | Other than 100-pin package | $t_{Bcyc}$ | 16.6 | —    | —    | ns   | Figure 5.3      |
|                                   | 100-pin package            |            | 33.2 | —    | —    | ns   |                 |
| BCLK pin output high pulse width  |                            | $t_{CH}$   | 3.3  | —    | —    | ns   |                 |
| BCLK pin output low pulse width   |                            | $t_{CL}$   | 3.3  | —    | —    | ns   |                 |
| BCLK pin output rising time       |                            | $t_{Cr}$   | —    | —    | 5    | ns   |                 |
| BCLK pin output falling time      |                            | $t_{Cf}$   | —    | —    | 5    | ns   |                 |
| SDCLK pin output cycle time       | Other than 100-pin package | $t_{Bcyc}$ | 16.6 | —    | —    | ns   |                 |
| SDCLK pin output high pulse width |                            | $t_{CH}$   | 3.3  | —    | —    | ns   |                 |
| SDCLK pin output low pulse width  |                            | $t_{CL}$   | 3.3  | —    | —    | ns   |                 |
| SDCLK pin output rising time      |                            | $t_{Cr}$   | —    | —    | 5    | ns   |                 |
| SDCLK pin output falling time     |                            | $t_{Cf}$   | —    | —    | 5    | ns   |                 |

**Figure 5.3 BCLK Pin and SDCLK Pin Output Timing**


**Table 5.18 HOCO Clock Timing**

Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $T_a = T_{opr}$

| Item                                           | Symbol       | Min.  | Typ. | Max.  | Unit          | Test Conditions                                        |
|------------------------------------------------|--------------|-------|------|-------|---------------|--------------------------------------------------------|
| HOCO clock oscillation frequency               | $f_{HOCO}$   | 15.61 | 16   | 16.39 | MHz           | $-20^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ |
|                                                |              | 17.56 | 18   | 18.44 | MHz           |                                                        |
|                                                |              | 19.52 | 20   | 20.48 | MHz           |                                                        |
|                                                |              | 15.52 | 16   | 16.48 | MHz           | $-40^{\circ}\text{C} \leq T_a < -20^{\circ}\text{C}$   |
|                                                |              | 17.46 | 18   | 18.54 | MHz           |                                                        |
|                                                |              | 19.4  | 20   | 20.6  | MHz           |                                                        |
| HOCO clock oscillation stabilization wait time | $t_{HOCOWT}$ | —     | 105  | 149   | $\mu\text{s}$ | Figure 5.8                                             |
| HOCO clock power supply stabilization time     | $t_{HOCOP}$  | —     | —    | 150   | $\mu\text{s}$ | Figure 5.9                                             |



**Figure 5.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)**



**Figure 5.9 High-Speed On-Chip Oscillator Power Supply Control Timing**

## 5.3.5 Bus Timing

**Table 5.24 Bus Timing**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $ICLK = PCLKA = 8$  to  $120$  MHz,  $PCLKB = BCLK = SDCLK = 8$  to  $60$  MHz,  $T_a = T_{opr}$ ,  
 Output load conditions:  $V_{OH} = V_{CC} \times 0.5$ ,  $V_{OL} = V_{CC} \times 0.5$ ,  $C = 30$  pF,  
 High-drive output is selected by the driving ability control register.



| Item                            | Symbol     | Min. | Max. | Unit | Test Conditions               |
|---------------------------------|------------|------|------|------|-------------------------------|
| Address delay time              | $t_{AD}$   | —    | 12.5 | ns   | Figure 5.16 to<br>Figure 5.21 |
| Byte control delay time         | $t_{BCD}$  | —    | 12.5 | ns   |                               |
| CS# delay time                  | $t_{CSD}$  | —    | 12.5 | ns   |                               |
| ALE delay time                  | $t_{ALED}$ | —    | 12.5 | ns   |                               |
| RD# delay time                  | $t_{RSD}$  | —    | 12.5 | ns   |                               |
| Read data setup time            | $t_{RDS}$  | 12.5 | —    | ns   |                               |
| Read data hold time             | $t_{RDH}$  | 0    | —    | ns   |                               |
| WR# delay time                  | $t_{WRD}$  | —    | 12.5 | ns   |                               |
| Write data delay time           | $t_{WDD}$  | —    | 12.5 | ns   |                               |
| Write data hold time            | $t_{WDH}$  | 0    | —    | ns   |                               |
| WAIT# setup time                | $t_{WTS}$  | 12.5 | —    | ns   | Figure 5.22                   |
| WAIT# hold time                 | $t_{WTH}$  | 0    | —    | ns   |                               |
| Address delay time 2 (SDRAM)    | $t_{AD2}$  | 1    | 12.5 | ns   | Figure 5.23                   |
| CS# delay time 2 (SDRAM)        | $t_{CSD2}$ | 1    | 12.5 | ns   |                               |
| DQM delay time (SDRAM)          | $t_{DQMD}$ | 1    | 12.5 | ns   |                               |
| CKE delay time (SDRAM)          | $t_{CKED}$ | 1    | 12.5 | ns   |                               |
| Read data setup time 2 (SDRAM)  | $t_{RDS2}$ | 10   | —    | ns   |                               |
| Read data hold time 2 (SDRAM)   | $t_{RDH2}$ | 0    | —    | ns   |                               |
| Write data delay time 2 (SDRAM) | $t_{WDD2}$ | —    | 12.5 | ns   |                               |
| Write data hold time 2 (SDRAM)  | $t_{WDH2}$ | 1    | —    | ns   |                               |
| WE# delay time (SDRAM)          | $t_{WED}$  | 1    | 12.5 | ns   |                               |
| RAS# delay time (SDRAM)         | $t_{RASD}$ | 1    | 12.5 | ns   |                               |
| CAS# delay time (SDRAM)         | $t_{CASD}$ | 1    | 12.5 | ns   |                               |

**Table 5.42 PDC Timing**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$ ,  
 Output load conditions:  $V_{OH} = V_{CC} \times 0.5$ ,  $V_{OL} = V_{CC} \times 0.5$ ,  $C = 30$  pF,  
 High-drive output is selected by the driving ability control register.

| Item |                               | Symbol  | Min.*1                          | Max. | Unit | Test Conditions |
|------|-------------------------------|---------|---------------------------------|------|------|-----------------|
| PDC  | PIXCLK input cycle time       | tPIXcyc | 37                              | —    | ns   | Figure 5.66     |
|      | PIXCLK input high pulse width | tPIXH   | 10                              | —    | ns   |                 |
|      | PIXCLK input low pulse width  | tPIXL   | 10                              | —    | ns   |                 |
|      | PIXCLK rising time            | tPIXr   | —                               | 5    | ns   |                 |
|      | PIXCLK falling time           | tPIXf   | —                               | 5    | ns   |                 |
|      | PCKO output cycle time        | tPCKcyc | 2 × tPBcyc                      | —    | ns   | Figure 5.67     |
|      | PCKO output high pulse width  | tPCKH   | (tPCKcyc – tPCKr – tPCKf)/2 – 3 | —    | ns   |                 |
|      | PCKO output low pulse width   | tPCKL   | (tPCKcyc – tPCKr – tPCKf)/2 – 3 | —    | ns   |                 |
|      | PCKO rising time              | tPCKr   | —                               | 5    | ns   |                 |
|      | PCKO falling time             | tPCKf   | —                               | 5    | ns   |                 |
|      | VSYNC/HSYNC input setup time  | tSYNCS  | 10                              | —    | ns   | Figure 5.68     |
|      | VSYNC/HSYNC input hold time   | tSYNCH  | 5                               | —    | ns   |                 |
|      | PIXD input setup time         | tPIXDS  | 10                              | —    | ns   |                 |
|      | PIXD input hold time          | tPIXDH  | 5                               | —    | ns   |                 |

Note 1.  $t_{PBcyc}$ : PCLKB cycle



**Figure 5.66 PDC Input Clock Timing****Figure 5.67 PDC Output Clock Timing**

## 5.4 USB Characteristics

**Table 5.44 On-Chip USB Low Speed (Host Only) Characteristics (DP and DM Pin Characteristics)**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 3.0$  to  $3.6$  V,  $3.0 \leq V_{REFH0} \leq AVCC0$ ,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 $UCLK = 48$  MHz,  
 $PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$

|                           | Item                                                                       | Symbol            | Min.  | Typ. | Max.  | Unit       | Test Conditions       |
|---------------------------|----------------------------------------------------------------------------|-------------------|-------|------|-------|------------|-----------------------|
| Input characteristics     | Input high level voltage                                                   | $V_{IH}$          | 2.0   | —    | —     | V          |                       |
|                           | Input low level voltage                                                    | $V_{IL}$          | —     | —    | 0.8   | V          |                       |
|                           | Differential input sensitivity                                             | $V_{DI}$          | 0.2   | —    | —     | V          | DP – DM               |
|                           | Differential common mode range                                             | $V_{CM}$          | 0.8   | —    | 2.5   | V          |                       |
| Output characteristics    | Output high level voltage                                                  | $V_{OH}$          | 2.8   | —    | 3.6   | V          | $I_{OH} = -200 \mu A$ |
|                           | Output low level voltage                                                   | $V_{OL}$          | 0.0   | —    | 0.3   | V          | $I_{OL} = 2$ mA       |
|                           | Cross-over voltage                                                         | $V_{CRS}$         | 1.3   | —    | 2.0   | V          | Figure 5.72           |
|                           | Rise time                                                                  | $t_{LR}$          | 75    | —    | 300   | ns         |                       |
|                           | Fall time                                                                  | $t_{LF}$          | 75    | —    | 300   | ns         |                       |
|                           | Rise/fall time ratio                                                       | $t_{LR} / t_{LF}$ | 80    | —    | 125   | %          | $t_{LR} / t_{LF}$     |
| Pull-down characteristics | DP/DM pull-down resistance (when the host controller function is selected) | $R_{pd}$          | 14.25 | —    | 24.80 | k $\Omega$ |                       |

**Figure 5.72 DP and DM Output Timing (Low Speed)****Figure 5.73 Test Circuit (Low Speed)**

## 5.11 Flash Memory Characteristics

**Table 5.54 Code Flash Memory Characteristics**

Conditions:  $V_{CC} = AV_{CC0} = AV_{CC1} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7$  V  $\leq V_{REFH0} \leq AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = AV_{SS1} = V_{REFL0} = V_{SS\_USB} = 0$  V,  
 Temperature range for programming/erasure:  $T_a = T_{opr}$


| Item                                                                   |           | Symbol             | FCLK = 4 MHz |      |      | FCLK = 15 MHz |      |      | 20 MHz ≤ FCLK ≤ 60 MHz |      |      | Unit  |
|------------------------------------------------------------------------|-----------|--------------------|--------------|------|------|---------------|------|------|------------------------|------|------|-------|
|                                                                        |           |                    | Min.         | Typ. | Max. | Min.          | Typ. | Max. | Min.                   | Typ. | Max. |       |
| Programming time<br>N <sub>PEC</sub> ≤ 100 times                       | 128 bytes | t <sub>P128</sub>  | —            | 0.75 | 13.2 | —             | 0.38 | 6.6  | —                      | 0.34 | 6    | ms    |
|                                                                        | 8 Kbytes  | t <sub>P8K</sub>   | —            | 49   | 176  | —             | 25   | 88   | —                      | 22   | 80   | ms    |
|                                                                        | 32 Kbytes | t <sub>P32K</sub>  | —            | 194  | 704  | —             | 97   | 352  | —                      | 88   | 320  | ms    |
| Programming time<br>N <sub>PEC</sub> > 100 times                       | 128 bytes | t <sub>P128</sub>  | —            | 0.91 | 15.8 | —             | 0.46 | 8    | —                      | 0.41 | 7.2  | ms    |
|                                                                        | 8 Kbytes  | t <sub>P8K</sub>   | —            | 60   | 212  | —             | 30   | 106  | —                      | 27   | 96   | ms    |
|                                                                        | 32 Kbytes | t <sub>P32K</sub>  | —            | 234  | 848  | —             | 117  | 424  | —                      | 106  | 384  | ms    |
| Erasure time<br>N <sub>PEC</sub> ≤ 100 times                           | 8 Kbytes  | t <sub>E8K</sub>   | —            | 78   | 216  | —             | 48   | 132  | —                      | 43   | 120  | ms    |
|                                                                        | 32 Kbytes | t <sub>E32K</sub>  | —            | 283  | 864  | —             | 173  | 528  | —                      | 157  | 480  | ms    |
| Erasure time<br>N <sub>PEC</sub> > 100 times                           | 8 Kbytes  | t <sub>E8K</sub>   | —            | 94   | 260  | —             | 58   | 158  | —                      | 52   | 144  | ms    |
|                                                                        | 32 Kbytes | t <sub>E32K</sub>  | —            | 341  | 1040 | —             | 208  | 632  | —                      | 189  | 576  | ms    |
| Reprogramming/erasure cycle*1                                          |           | N <sub>PEC</sub>   | 10000<br>*2  | —    | —    | 10000<br>*2   | —    | —    | 10000<br>*2            | —    | —    | Times |
| Suspend delay time during programming                                  |           | t <sub>SPD</sub>   | —            | —    | 264  | —             | —    | 132  | —                      | —    | 120  | μs    |
| First suspend delay time during erasing<br>(in suspend priority mode)  |           | t <sub>SESD1</sub> | —            | —    | 216  | —             | —    | 132  | —                      | —    | 120  | μs    |
| Second suspend delay time during erasure<br>(in suspend priority mode) |           | t <sub>SESD2</sub> | —            | —    | 1.7  | —             | —    | 1.7  | —                      | —    | 1.7  | ms    |
| Suspend delay time during erasure<br>(in erasure priority mode)        |           | t <sub>SEED</sub>  | —            | —    | 1.7  | —             | —    | 1.7  | —                      | —    | 1.7  | ms    |
| Forced stop command                                                    |           | t <sub>FD</sub>    | —            | —    | 32   | —             | —    | 22   | —                      | —    | 20   | μs    |
| Data hold time*3                                                       |           | t <sub>DRP</sub>   | 10           | —    | —    | 10            | —    | —    | 10                     | —    | —    | Year  |

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times ( $n = 1000$ ), erasing can be performed n times for each block. For instance, when 128-byte programming is performed 64 times for different addresses in 8-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the value of the minimum value).

Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.

**Figure 5.85** Boundary Scan Input/Output Timing




Figure G 100-Pin LFQFP (PLQP0100KB-B)

|                  |                                    |
|------------------|------------------------------------|
| REVISION HISTORY | RX65N Group, RX651 Group Datasheet |
|------------------|------------------------------------|

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date         | Description                   |                                                                                                                                                             | Classification                   |
|------|--------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|
|      |              | Page                          | Summary                                                                                                                                                     |                                  |
| 1.00 | Aug 24, 2016 | —                             | First edition, issued                                                                                                                                       |                                  |
| 2.10 | Oct 02, 2017 | —                             | Products with at least 1.5 Mbytes of code flash memory added<br>The conventional products indicated as "products with 1 Mbyte of code flash memory or less" |                                  |
|      |              | 1. Overview                   |                                                                                                                                                             |                                  |
|      |              | 6, 9                          | Table 1.1 Outline of Specifications (5/9), Note added                                                                                                       | TN-RX*-A164B/E                   |
|      |              | 8                             | Table 1.1 Outline of Specifications (8/9)<br>Description of the 12-bit D/A converter (R12DA) changed                                                        | TN-RX*-A165A/E                   |
|      |              | 4. I/O Registers              |                                                                                                                                                             |                                  |
|      |              | 131                           | Table 4.1 List of I/O Registers (Address Order) (46 / 61), changed                                                                                          | TN-RX*-A176A/E                   |
|      |              | 5. Electrical Characteristics |                                                                                                                                                             |                                  |
|      |              | 147                           | Table 5.1 Absolute Maximum Rating, changed                                                                                                                  |                                  |
|      |              | 150                           | Table 5.5 DC Characteristics (3) (Products with 1 Mbyte of code flash memory or less), changed                                                              | TN-RX*-A164B/E                   |
|      |              | 152                           | Table 5.7 DC Characteristics (4), changed                                                                                                                   | TN-RX*-A164B/E<br>TN-RX*-A176A/E |
|      |              | 153                           | Table 5.9 Heat Resistance Value (Reference), added                                                                                                          |                                  |
|      |              | 162                           | Table 5.21 Timing of Recovery from Low Power Consumption Modes (1), changed                                                                                 | TN-RX*-A176A/E                   |
|      |              | 189                           | Table 5.35 RSPI Timing, changed                                                                                                                             |                                  |
|      |              | 212                           | Table 5.49 D/A Conversion Characteristics, changed                                                                                                          | TN-RX*-A165A/E                   |
|      |              | 218                           | Table 5.54 Code Flash Memory Characteristics, changed                                                                                                       |                                  |
|      |              | 219                           | Table 5.55 Data Flash Memory Characteristics, changed                                                                                                       |                                  |

All trademarks and registered trademarks are the property of their respective owners.