



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p89v664fbc-557">https://www.e-xfl.com/product-detail/nxp-semiconductors/p89v664fbc-557</a>

based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the P89V660/662/664 to establish the baud rate. The ISP firmware provides auto-echo of received characters. Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

```
:NNAAAARRDD..DDCC<crLf>
```

In the Intel Hex record, the 'NN' represents the number of data bytes in the record. The P89V660/662/664 will accept up to 32 data bytes. The 'AAAA' string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The 'RR' string indicates the record type. A record type of '00' is a data record. A record type of '01' indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility.

The maximum number of data bytes in a record is limited to 32 (decimal). ISP commands are summarized in Table 11. As a record is received by the P89V660/662/664, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the P89V660/662/664 will send an 'X' out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a '.' character out the serial port.

Table 11. ISP hex record formats

Record type	Command/data function
00	Program User Code Memory :nnaaaa00dd..ddcc Where: nn = number of bytes to program aaaa = address dd..dd = data bytes cc = checksum Example: :09000000010203040506070809CA
01	End of File (EOF), no operation :xxxxxx01cc Where: xxxxxx = required field but value is a 'don't care' cc = checksum Example: :00000001FF
02	not used

Table 11. ISP hex record formats ...continued

Record type	Command/data function
04	<p>Display Device Data or Blank Check</p> <p>:05xxxx04ssseeeffcc</p> <p>Where</p> <p>05 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>04 = function code for display or blank check</p> <p>ssss = starting address, MSB first</p> <p>eeee = ending address, MSB first</p> <p>ff = subfunction</p> <p>00 = display data</p> <p>01 = blank check</p> <p>cc = checksum</p> <p>Subfunction codes:</p> <p>Example:</p> <p>:0500000400001FFF00D9 (display from 0000H to 1FFFH)</p>
05	<p>Miscellaneous Read Functions</p> <p>:02xxxx05ffsscc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>05 = function code for misc read</p> <p>ffss = subfunction and selection code</p> <p>0000 = read manufacturer id</p> <p>0001 = read device id 1</p> <p>0002 = read device id 2</p> <p>0003 = read 6x/12x bit (bit 7 = 1 is 6x, bit 7 = 0 is 12x)</p> <p>0080 = read boot code version</p> <p>0700 = read security bits</p> <p>0701 = read Status bit</p> <p>0702 = read Boot vector</p> <p>cc = checksum</p> <p>Example:</p> <p>:020000050000F9 (display manufacturer id)</p>
06	<p>Direct Load of Baud Rate</p> <p>:02xxxx06HHLLcc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>HH = high byte of timer T2</p> <p>LL = low byte of timer T2</p> <p>cc = checksum</p> <p>Example:</p> <p>:02000006FFFFcc (load T2 = FFFF)</p>

Table 22. Master transmitter mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
08H	A START condition has been transmitted.	Load SLA+W	x	0	0	x	SLA+W will be transmitted; ACK bit will be received.
10H	A repeat START condition has been transmitted.	Load SLA+W or Load SLA+R	x	0	0	x	As above; SLA+W will be transmitted; I <sup>2</sup> C-bus switches to Master Receiver mode.
18H	SLA+W has been transmitted; ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
20H	SLA+W has been transmitted; NOT-ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
28H	Data byte in S1DAT has been transmitted; ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.

Table 22. Master transmitter mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
30H	Data byte in S1DAT has been transmitted, NOT ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted. STO flag will be reset.
38H	Arbitration lost in SLA+R/W or data bytes.	No S1DAT action or	0	0	0	x	I <sup>2</sup> C-bus will be released; not addressed slave will be entered.
		No S1DAT action	1	0	0	x	A START condition will be transmitted when the bus becomes free.

Table 23. Master Receiver mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	STA	
08H	A START condition has been transmitted.	Load SLA+R	x	0	0	x	SLA+R will be transmitted; ACK bit will be received.
10H	A repeat START condition has been transmitted.	Load SLA+R or	x	0	0	x	As above
		Load SLA+W					SLA+W will be transmitted; I <sup>2</sup> C-bus will be switched to Master Transmitter mode.
38H	Arbitration lost in NOT ACK bit.	no S1DAT action or	0	0	0	x	I <sup>2</sup> C-bus will be released; it will enter a slave mode.
		no S1DAT action	1	0	0	x	A START condition will be transmitted when the bus becomes free.
40H	SLA+R has been transmitted; ACK has been received.	no S1DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned.
		no S1DAT action or	0	0	0	1	Data byte will be received; ACK bit will be returned.
48H	SLA+R has been transmitted; NOT ACK has been received.	No S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action or	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.

**Table 25. Slave transmitter mode ...continued**

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
C0H	Data byte in S1DAT has been transmitted; NOT ACK has been received.	No S1DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no S1DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		no S1DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no S1DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been transmitted (AA = 0); ACK has been received.	No S1DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no S1DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		no S1DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no S1DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.

## 6.5 Timers/counters 0 and 1

The two 16-bit Timer/Counter registers: Timer 0 and Timer 1 can be configured to operate either as timers or event counters (see [Table 26](#) and [Table 27](#)).

In the 'Timer' function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of six oscillator periods, the count rate is  $\frac{1}{6}$  of the oscillator frequency.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once every machine cycle.

When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register in the machine cycle following the one in which the transition was detected. Since it takes two machine cycles (12 oscillator periods) for 1-to-0 transition to be recognized, the maximum count rate is  $\frac{1}{12}$  of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle. In addition to the 'Timer' or 'Counter' selection, Timer 0 and Timer 1 have four operating modes from which to select.

The 'Timer' or 'Counter' function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

**Table 26. TMOD - Timer/Counter mode control register (address 89H) bit allocation**

*Not bit addressable; Reset value: 0000 0000B; Reset source(s): any source*


Bit	7	6	5	4	3	2	1	0
Symbol	T1GATE	T1C/ $\bar{T}$	T1M1	T1M0	T0GATE	T0C/ $\bar{T}$	T0M1	T0M0

**Table 27. TMOD - Timer/Counter mode control register (address 89H) bit description**

Bit	Symbol	Description
7	T1GATE	Gating control for Timer 1. When set, Timer/Counter is enabled only while the INT1 pin is high and the TR1 control pin is set. When cleared, Timer 1 is enabled when the TR1 control bit is set.
6	T1C/ $\bar{T}$	Timer or Counter select for Timer 1. Cleared for Timer operation (input from CCLK). Set for Counter operation (input from T1 input pin).
5	T1M1	Mode select for Timer 1.
4	T1M0	
3	T0GATE	Gating control for Timer 0. When set, Timer/Counter is enabled only while the INT0 pin is high and the TR0 control pin is set. When cleared, Timer 0 is enabled when the TR0 control bit is set.
2	T0C/ $\bar{T}$	Timer or Counter select for Timer 0. Cleared for Timer operation (input from CCLK). Set for Counter operation (input from T0 input pin).
1	T0M1	Mode Select for Timer 0.
0	T0M0	

**Table 28. TMOD - Timer/Counter mode control register (address 89H) M1/M0 operating mode**

M1	M0	Operating mode
0	0	0 8048 timer 'TLx' serves as 5-bit prescaler.
0	1	1 16-bit Timer/Counter 'THx' and 'TLx' are cascaded; there is no prescaler.




### 6.5.4 Mode 3

When timer 1 is in Mode 3 it is stopped (holds its count). The effect is the same as setting  $TR1 = 0$ .

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 and Timer 0 is shown in Figure 17. TL0 uses the Timer 0 control bits:  $T0C/\overline{T}$ ,  $T0GATE$ ,  $TR0$ ,  $\overline{INT0}$ , and  $TF0$ . TH0 is locked into a timer function (counting machine cycles) and takes over the use of  $TR1$  and  $TF1$  from Timer 1. Thus, TH0 now controls the 'Timer 1' interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, the P89V660/662/664 can look like it has an additional Timer.

**Note:** When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.



## 6.6 Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/\overline{T}2$  in the special function register T2CON. Timer 2 has four operating modes: Capture, Auto-reload (up or down counting), Clock-out, and Baud Rate Generator which are selected according to Table 31 using T2CON (Table 32 and Table 33) and T2MOD (Table 34 and Table 35).



Table 35. T2MOD - Timer 2 mode control register (address C9H) bit description

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	T2OE	Timer 2 Output Enable bit. Used in programmable clock-out mode only.
0	DCEN	Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down-counter.

### 6.6.1 Capture mode

In the Capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0 Timer 2 is a 16-bit timer or counter (as selected by  $C/\overline{T}2$  in T2CON) which upon overflowing sets bit TF2, the Timer 2 overflow bit.

The capture mode is illustrated in Figure 18.




Fig 18. Timer 2 in Capture mode

This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IEN0 register). If EXEN2 = 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively.

In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt). The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt.

There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2 pin transitions or  $f_{osc} / 6$  pulses. Since once loaded contents of RCAP2L and RCAP2H registers are not protected, once Timer2 interrupt is signalled it has to be serviced before new capture event on T2EX pin occurs. Otherwise, the next falling edge on T2EX pin will initiate reload of the current value from TL2 and TH2 to RCAP2L and RCAP2H and consequently corrupt their content related to previously reported interrupt.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. Under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers. [Table 36](#) shows commonly used baud rates and how they can be obtained from Timer 2.

### 6.6.5 Summary of baud rate equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1[0]) the baud rate is:

$$\text{Baud rate} = \text{Timer 2 overflow rate} / 16$$

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud rate} = f_{\text{osc}} / (16 \times (65536 - (\text{RCAP2H}, \text{RCAP2L})))$$

Where  $f_{\text{osc}}$  = oscillator frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - f_{\text{osc}} / (16 \times \text{baud rate})$$

**Table 36. Timer 2 generated commonly used baud rates**

Rate	Oscillator frequency	Timer 2	
		RCAP2H	RCAP2L
750 kBd	12 MHz	FF	FF
19.2 kBd	12 MHz	FF	D9
9.6 kBd	12 MHz	FF	B2
4.8 kBd	12 MHz	FF	64
2.4 kBd	12 MHz	FE	C8
600 Bd	12 MHz	FB	1E
220 Bd	12 MHz	F2	AF
600 Bd	6 MHz	FD	8F
220 Bd	6 MHz	F9	57

## 6.7 UARTs

The UART operates in all standard modes. Enhancements over the standard 80C51 UART include Framing Error detection, and automatic address recognition.

**6.7.1 Mode 0**

Serial data enters and exits through RXD and TXD outputs the shift clock. Only 8 bits are transmitted or received, LSB first. The baud rate is fixed at  $\frac{1}{6}$  of the CPU clock frequency. UART configured to operate in this mode outputs serial clock on TXD line no matter whether it sends or receives data on RXD line.

**6.7.2 Mode 1**

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logical 0), 8 data bits (LSB first), and a stop bit (logical 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer  $\frac{1}{2}$  overflow rate.

**6.7.3 Mode 2**

11 bits are transmitted (through TXD) or received (through RXD): start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or (e.g. the parity bit (P, in the PSW) could be moved into TB8). When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  of the CPU clock frequency, as determined by the SMOD1 bit in PCON.

**6.7.4 Mode 3**

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer  $\frac{1}{2}$  overflow rate.

**Table 37. SCON - Serial port control register (address 98H) bit allocation**

Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

**Table 38. SCON - Serial port control register (address 98H) bit description**

Bit	Symbol	Description
7	SM0/FE	The usage of this bit is determined by SMOD0 in the PCON register. If SMOD0 = 0, this bit is SM0, which with SM1, defines the serial port mode. If SMOD0 = 1, this bit is FE (Framing Error). FE is set by the receiver when an invalid stop bit is detected. Once set, this bit cannot be cleared by valid frames but can only be cleared by software. (Note: It is recommended to set up UART mode bits SM0 and SM1 before setting SMOD0 to '1'.)
6	SM1	With SM0, defines the serial port mode (see <a href="#">Table 39</a> below).
5	SM2	Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to '1', then RI will not be activated if the received 9th data bit (RB8) is '0'. In Mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be '0'.
4	REN	Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

Table 41. SPCR - SPI control register (address D5H) bit description ...continued

Bit	Symbol	Description
2	CPHA	Clock Phase control bit. 1 = shift triggered on the trailing edge of the clock; 0 = shift triggered on the leading edge of the clock.
1	SPR1	SPI Clock Rate Select bit 1. Along with SPR0 controls the SPICLK rate of the device when a master. SPR1 and SPR0 have no effect on the slave. See Table 42.
0	SPR0	SPI Clock Rate Select bit 0. Along with SPR1 controls the SPICLK rate of the device when a master. SPR1 and SPR0 have no effect on the slave. See Table 42.

Table 42. SPCR - SPI control register (address D5H) clock rate selection

SPR1	SPR0	SPICLK = $f_{osc}$ divided by	
		6-clock mode	12-clock mode
0	0	2	4
0	1	8	16
1	0	32	64
1	1	64	128


Table 43. SPSR - SPI status register (address AAH) bit allocation

Bit addressable; Reset source(s): any reset; Reset value: 0000 0000B

Bit	7	6	5	4	3	2	1	0
Symbol	SPIF	WCOL	-	-	-	-	-	-

Table 44. SPSR - SPI status register (address AAH) bit description

Bit	Symbol	Description
7	SPIF	SPI interrupt flag. Upon completion of data transfer, this bit is set to '1'. If SPIE = 1 and ES3 = 1, an interrupt is then generated. This bit is cleared by software.
6	WCOL	Write Collision Flag. Set if the SPI data register is written to during data transfer. This bit is cleared by software.
5 to 0	-	Reserved for future use. Should be set to '0' by user programs.



**Table 50. CCAPMn - PCA modules compare/capture register (address CCAPM0 0C2H, CCAPM1 0C3H, CCAPM2 0C4H, CCAPM3 0C5H, CCAPM4 0C6H) bit allocation***Not bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn

**Table 51. CCAPMn - PCA modules compare/capture register (address CCAPM0 0C2H, CCAPM1 0C3H, CCAPM2 0C4H, CCAPM3 0C5H, CCAPM4 0C6H) bit description**

Bit	Symbol	Description
7	-	Reserved for future use. Should be set to '0' by user programs.
6	ECOMn	Enable Comparator. ECOMn = 1 enables the comparator function.
5	CAPPn	Capture Positive, CAPPn = 1 enables positive edge capture.
4	CAPNn	Capture Negative, CAPNn = 1 enables negative edge capture.
3	MATn	Match. When MATn = 1 a match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set, flagging an interrupt.
2	TOGn	Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.
1	PWMn	Pulse Width Modulation mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output.
0	ECCFn	Enable CCF Interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt.

**Table 52. PCA module modes (CCAPMn register)**

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	Module function
0	0	0	0	0	0	0	no operation
x	1	0	0	0	0	x	16-bit capture by a positive-edge trigger on CEXn
x	0	1	0	0	0	x	16-bit capture by a negative-edge trigger on CEXn
x	1	1	0	0	0	x	16-bit capture by any transition on CEXn
1	0	0	1	0	0	x	16-bit software timer
1	0	0	1	1	0	x	16-bit high-speed output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	x	0	x	watchdog timer

### 6.10.1 PCA capture mode

To use one of the PCA modules in the capture mode (Figure 28) either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH).




Fig 30. PCA high-speed output mode

6.10.4 Pulse width modulator mode

All of the PCA modules can be used as PWM outputs (Figure 31). Output frequency depends on the source for the PCA timer.




Fig 31. PCA PWM mode

All of the modules will have the same frequency of output because they all share one and only PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPnL. When the value of the PCA CL SFR is less than the

value in the module's CCAPnL SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPnL is reloaded with the value in CCAPnH. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

### 6.10.5 PCA watchdog timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a Watchdog. However, this module can still be used for other modes if the Watchdog is not needed. [Figure 31](#) shows a diagram of how the Watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine shown above.

In order to hold off the reset, the user has three options:

1. Periodically change the compare value so it will never match the PCA timer.
2. Periodically change the PCA timer value so it will never match the compare values.
3. Disable the Watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

```
;CALL the following WATCHDOG subroutine periodically.
CLR    EA                ;Hold off interrupts
MOV    CCAP4L,#00        ;Next compare value is within 255 counts of
                        ;current PCA timer value

MOV    CCAP4H,CH
SETB   EA                ;Re-enable interrupts
RET
```

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the Watchdog will keep getting reset. Thus, the purpose of the Watchdog would be defeated. Instead, call this subroutine from the main program within 2<sup>16</sup> count of the PCA timer.

**Table 61. IP0H - Interrupt priority 0 high register (address B7H) bit allocation***Not bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H

**Table 62. IP0H - Interrupt priority 0 high register (address B7H) bit description**

Bit	Symbol	Description
7	PT2H	Timer 2 Interrupt Priority High Bit.
6	PPCH	PCA Interrupt Priority High Bit.
5	PS1H	I <sup>2</sup> C-bus Interrupt Priority High Bit (primary).
4	PS0H	Serial Port Interrupt Priority High Bit.
3	PT1H	Timer 1 Interrupt Priority High Bit.
2	PX1H	External Interrupt 1 Priority High Bit.
1	PT0H	Timer 0 Interrupt Priority High Bit.
0	PX0H	External Interrupt 0 Priority High Bit.

**Table 63. IP1 - Interrupt priority 1 register (address 91H) bit allocation***Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	PS3	PS2

**Table 64. IP1 - Interrupt priority 1 register (address 91H) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	PS3	SPI Interrupt Priority Low Bit.
0	PS2	I <sup>2</sup> C-bus Interrupt Priority 1 Low Bit (secondary).

**Table 65. IP1H - Interrupt priority 1 high register (address 92H) bit allocation***Not bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	PS3H	PS2H

**Table 66. IP1H - Interrupt priority 1 high register (address 92H) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	PS3H	SPI Interrupt Priority High Bit.
0	PS2H	I <sup>2</sup> C-bus Interrupt Priority High Bit (secondary).

## 6.13 Power-saving modes

The device provides two power saving modes of operation for applications where power consumption is critical. The two modes are idle and power-down, see [Table 67](#).



6.14 System clock and clock options

6.14.1 Clock input options and recommended capacitor values for the oscillator

Shown in Figure 33 and Figure 34 are the input and output of an internal inverting amplifier (XTAL1, XTAL2), which can be configured for use as an on-chip oscillator.

When driving the device from an external clock source, XTAL2 should be left disconnected and XTAL1 should be driven.

At start-up, the external oscillator may encounter a higher capacitive load at XTAL1 due to interaction between the amplifier and its feedback capacitance. However, the capacitance will not exceed 15 pF once the external signal meets the V<sub>IL</sub> and V<sub>IH</sub> specifications.



Resonator manufacturer, supply voltage, and other factors may cause circuit performance to differ from one application to another. C<sub>1</sub> and C<sub>2</sub> should be adjusted appropriately for each design. Table 68 shows the typical values for C<sub>1</sub> and C<sub>2</sub> vs. resonator type for various frequencies

Table 68. Recommended values for C<sub>1</sub> and C<sub>2</sub> by crystal type

Resonator	C <sub>1</sub> = C <sub>2</sub>
Quartz	20 pF to 30 pF
Ceramic	40 pF to 50 pF

6.14.2 Clock doubling option


By default, the device runs at six clocks per machine cycle. The device may be run in 12 clocks per machine cycle mode by flash programming of the 6x/12x bit.



**Table 70. Static characteristics ...continued** $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{DD} = 4.5\text{ V}$  to  $5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ 

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{THL}$	HIGH-LOW transition current	$V_I = 2\text{ V}$ , ports 1, 2, 3, 4	[6] -	-	-650	$\mu\text{A}$
$I_{LI}$	input leakage current	$0.45\text{ V} < V_I < V_{DD} - 0.3\text{ V}$ , port 0	-	-	$\pm 10$	$\mu\text{A}$
		$0\text{ V} < V_I < 6\text{ V}$ , $0\text{ V} < V_{DD} < 5.5\text{ V}$ , SCL, SDA	-	-	10	$\mu\text{A}$
$R_{pd}$	pull-down resistance	on pin RST	40	-	225	$\text{k}\Omega$
$C_{iss}$	input capacitance	@ 1 MHz, $T_{amb} = 25\text{ }^{\circ}\text{C}$ , $V_I = 0\text{ V}$	[7] -	-	15	pF
$I_{DD(oper)}$	operating supply current	$f_{osc} = 12\text{ MHz}$	-	-	11.5	mA
		$f_{osc} = 40\text{ MHz}$	-	-	50	mA
		Programming and erase mode	-	-	70	mA
$I_{DD(idle)}$	Idle mode supply current	$f_{osc} = 12\text{ MHz}$	-	-	8.5	mA
		$f_{osc} = 40\text{ MHz}$	-	-	42	mA
$I_{DD(pd)}$	Power-down mode supply current	minimum $V_{DD} = 2\text{ V}$	-	-	90	$\mu\text{A}$

- [1] This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
- [2] Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:
- Maximum  $I_{OL}$  per 8-bit port: 26 mA
  - Maximum  $I_{OL}$  total for all outputs: 71 mA
  - If  $I_{OL}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- [3] Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$  of ALE and Ports 1 and 3. The noise due to external bus capacitance discharging into the Port 0 and 2 pins when the pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading  $> 100\text{ pF}$ ), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger STROBE input.
- [4] Load capacitance for Port 0, ALE and  $\overline{\text{PSEN}} = 100\text{ pF}$ , load capacitance for all other outputs = 80 pF.
- [5] Capacitive loading on Ports 0 and 2 may cause the  $V_{OH}$  on ALE and  $\overline{\text{PSEN}}$  to momentarily fall below the  $V_{DD} - 0.7$  specification when the address bits are stabilizing.
- [6] Pins of Ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_I$  is approximately 2 V.
- [7] Pin capacitance is characterized but not tested.  $\overline{\text{EA}} = 25\text{ pF}$  (max).




- (1) Maximum active  $I_{DD}$
- (2) Maximum idle  $I_{DD}$
- (3) Typical active  $I_{DD}$
- (4) Typical idle  $I_{DD}$

Fig 35.  $I_{DD}$  vs. frequency

**Table 72. External clock drive**

Symbol	Parameter	Oscillator				Unit
		40 MHz		Variable		
		Min	Max	Min	Max	
f <sub>osc</sub>	oscillator frequency	-	-	0	40	MHz
T <sub>cy(clk)</sub>	clock cycle time	25	-	-	-	ns
t <sub>CHCX</sub>	clock HIGH time	8.75	-	0.35T <sub>cy(clk)</sub>	0.65T <sub>cy(clk)</sub>	ns
t <sub>CLCX</sub>	clock LOW time	8.75	-	0.35T <sub>cy(clk)</sub>	0.65T <sub>cy(clk)</sub>	ns
t <sub>CLCH</sub>	clock rise time	-	10	-	-	ns
t <sub>CHCL</sub>	clock fall time	-	10	-	-	ns



002aaa907

**Fig 39. External clock drive waveform****Table 73. Serial port timing**

Symbol	Parameter	Oscillator				Unit
		40 MHz		Variable		
		Min	Max	Min	Max	
T <sub>XLXL</sub>	serial port clock cycle time	0.3	-	12T <sub>cy(clk)</sub>	-	μs
t <sub>QVXH</sub>	output data set-up to clock rising edge time	117	-	10T <sub>cy(clk)</sub> – 133	-	ns
t <sub>XHQX</sub>	output data hold after clock rising edge time	0	-	2T <sub>cy(clk)</sub> – 50	-	ns
t <sub>XHDX</sub>	input data hold after clock rising edge time	0	-	0	-	ns
t <sub>XHDV</sub>	input data valid to clock rising edge time	-	117	-	10T <sub>cy(clk)</sub> – 133	ns

**15. Contents**

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	6.6.5	Summary of baud rate equations . . . . .	48
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	6.7	UARTs . . . . .	48
2.1	Principal features . . . . .	1	6.7.1	Mode 0 . . . . .	49
2.2	Additional features . . . . .	1	6.7.2	Mode 1 . . . . .	49
2.3	Comparison to the P89C660/662/664 devices . . . . .	2	6.7.3	Mode 2 . . . . .	49
<b>3</b>	<b>Ordering information</b> . . . . .	<b>2</b>	6.7.4	Mode 3 . . . . .	49
3.1	Ordering options . . . . .	3	6.7.5	Framing error . . . . .	50
<b>4</b>	<b>Block diagram</b> . . . . .	<b>3</b>	6.7.6	More about UART mode 1 . . . . .	50
<b>5</b>	<b>Pinning information</b> . . . . .	<b>4</b>	6.7.7	More about UART modes 2 and 3 . . . . .	50
5.1	Pinning . . . . .	4	6.7.8	Multiprocessor communications . . . . .	51
5.2	Pin description . . . . .	6	6.7.9	Automatic address recognition . . . . .	51
<b>6</b>	<b>Functional description</b> . . . . .	<b>10</b>	6.8	Serial Peripheral Interface (SPI) . . . . .	53
6.1	Special function registers . . . . .	10	6.8.1	SPI features . . . . .	53
6.2	Memory organization . . . . .	14	6.8.2	SPI description . . . . .	53
6.2.1	Expanded data RAM addressing . . . . .	14	6.9	Watchdog timer . . . . .	56
6.2.2	Dual data pointers . . . . .	16	6.10	PCA . . . . .	56
6.2.3	Reset . . . . .	17	6.10.1	PCA capture mode . . . . .	60
6.3	Flash memory . . . . .	18	6.10.2	16-bit software timer mode . . . . .	61
6.3.1	Flash organization . . . . .	18	6.10.3	High-speed output mode . . . . .	62
6.3.2	Features . . . . .	18	6.10.4	Pulse width modulator mode . . . . .	63
6.3.3	Boot block . . . . .	19	6.10.5	PCA watchdog timer . . . . .	64
6.3.4	Power-on reset code execution . . . . .	19	6.11	Security bits . . . . .	65
6.3.5	Hardware activation of the bootloader . . . . .	19	6.12	Interrupt priority and polling sequence . . . . .	65
6.3.6	ISP . . . . .	19	6.13	Power-saving modes . . . . .	68
6.3.7	Using ISP . . . . .	19	6.13.1	Idle mode . . . . .	69
6.3.8	IAP method . . . . .	23	6.13.2	Power-down mode . . . . .	69
6.4	I <sup>2</sup> C-bus interface . . . . .	24	6.14	System clock and clock options . . . . .	70
6.4.1	I <sup>2</sup> C-bus data register . . . . .	26	6.14.1	Clock input options and recommended capacitor values for the oscillator . . . . .	70
6.4.2	I <sup>2</sup> C-bus slave address register . . . . .	26	6.14.2	Clock doubling option . . . . .	70
6.4.3	I <sup>2</sup> C-bus control register . . . . .	26	<b>7</b>	<b>Limiting values</b> . . . . .	<b>71</b>
6.4.4	I <sup>2</sup> C-bus status register . . . . .	28	<b>8</b>	<b>Static characteristics</b> . . . . .	<b>71</b>
6.4.5	I <sup>2</sup> C-bus operation modes . . . . .	28	<b>9</b>	<b>Dynamic characteristics</b> . . . . .	<b>74</b>
6.4.5.1	Master transmitter mode . . . . .	28	9.1	Explanation of symbols . . . . .	75
6.4.5.2	Master receiver mode . . . . .	29	<b>10</b>	<b>Package outline</b> . . . . .	<b>84</b>
6.4.5.3	Slave receiver mode . . . . .	30	<b>11</b>	<b>Abbreviations</b> . . . . .	<b>86</b>
6.4.5.4	Slave transmitter mode . . . . .	30	<b>12</b>	<b>Revision history</b> . . . . .	<b>87</b>
6.5	Timers/counters 0 and 1 . . . . .	38	<b>13</b>	<b>Legal information</b> . . . . .	<b>88</b>
6.5.1	Mode 0 . . . . .	40	13.1	Data sheet status . . . . .	88
6.5.2	Mode 1 . . . . .	41	13.2	Definitions . . . . .	88
6.5.3	Mode 2 . . . . .	41	13.3	Disclaimers . . . . .	88
6.5.4	Mode 3 . . . . .	42	13.4	Trademarks . . . . .	89
6.6	Timer 2 . . . . .	42	<b>14</b>	<b>Contact information</b> . . . . .	<b>89</b>
6.6.1	Capture mode . . . . .	44	<b>15</b>	<b>Contents</b> . . . . .	<b>90</b>
6.6.2	Auto-reload mode (up or down-counter) . . . . .	45			
6.6.3	Programmable clock-out . . . . .	46			
6.6.4	Baud rate generator mode . . . . .	47			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 17 October 2011

Document identifier: P89V660\_662\_664