

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 17 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.25V |
| Data Converters | A/D 15x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-SSOP (0.154", 3.90mm Width) |
| Supplier Device Package | 24-QSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8ub11f16g-b-qsop24 |

1. Feature List

The EFM8UB1 highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 50 MHz maximum operating frequency
- Memory:
 - Up to 16 KB flash memory, in-system re-programmable from firmware, including 1 KB of 64-byte sectors and 15 KB of 512-byte sectors.
 - Up to 2304 bytes RAM (including 256 bytes standard 8051 RAM, 1024 bytes on-chip XRAM, and 1024 bytes of USB buffer)
- Power:
 - 5 V-input LDO regulator for direct connection to USB supply
 - Internal LDO regulator for CPU core voltage
 - Power-on reset circuit and brownout detectors
- I/O: Up to 22 total multifunction I/O pins:
 - All pins 5 V tolerant under bias
 - Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- Clock Sources:
 - Internal 48 MHz oscillator with accuracy of $\pm 1.5\%$ stand-alone and $\pm 0.25\%$ using USB clock recovery
 - Internal 24.5 MHz oscillator with $\pm 2\%$ accuracy
 - Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
- Timers/Counters and PWM:
 - 3-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 5 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- Communications and Digital Peripherals:
 - USB 2.0-compliant full speed with integrated low-power transceiver, 4 bidirectional endpoints, and dedicated 1 KB buffer
 - 2 x UART, up to 3 Mbaud
 - SPI™ Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I2C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256-byte boundaries
- Analog:
 - 12-Bit Analog-to-Digital Converter (ADC)
 - 2 x Low-current analog comparators with adjustable reference
- On-Chip, Non-Intrusive Debugging
 - Full memory and register inspection
 - Four hardware breakpoints, single-stepping
- Pre-loaded USB bootloader
- Temperature range -40 to 85 °C
- Single power supply of 2.2 to 3.6 V or 3.0 to 5.25 V
- QSOP24, QFN28, and QFN20 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8UB1 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. The on-chip 5V-to-3.3V regulator enables operation from 2.2 V up to a 5.25 V supply. Devices are available in 28-pin QFN, 20-pin QFN, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

3.7 Analog

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 10 (CMP0) or 12 (CMP1) external positive inputs
- Up to 10 (CMP0) or 12 (CMP1) external negative inputs
- Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ± 20 mV
- Programmable response time
- Interrupts generated on rising, falling, or both edges
- PWM output kill feature

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include:

- Power-on reset
- External reset pin
- Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- Missing clock detector reset
- Flash error reset
- USB reset

3.9 Debugging

The EFM8UB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

4.1.2 Power Consumption

Table 4.2. Power Consumption

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|--|-----|-----|-----|------|
| Digital Core Supply Current | | | | | | |
| Normal Mode-Full speed with code executing from flash | I _{DD} | F _{SYSCLK} = 48 MHz ² | — | 8.9 | 9.8 | mA |
| | | F _{SYSCLK} = 24.5 MHz ² | — | 4.3 | 4.9 | mA |
| | | F _{SYSCLK} = 1.53 MHz ² | — | 600 | — | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 145 | — | μA |
| Idle Mode-Core halted with peripherals running | I _{DD} | F _{SYSCLK} = 48 MHz ² | — | 6 | 6.6 | mA |
| | | F _{SYSCLK} = 24.5 MHz ² | — | 2.8 | 3.2 | mA |
| | | F _{SYSCLK} = 1.53 MHz ² | — | 440 | — | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 130 | — | μA |
| Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off. | I _{DD} | LFO Running | — | 125 | — | μA |
| | | LFO Stopped | — | 120 | — | μA |
| Snooze Mode-Core halted and high frequency clocks stopped. Regulator in low-power state, Supply monitor off. | I _{DD} | LFO Running | — | 25 | — | μA |
| | | LFO Stopped | — | 20 | — | μA |
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off. | I _{DD} | | — | 120 | — | μA |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | I _{DD} | | — | 0.2 | — | μA |
| Analog Peripheral Supply Currents | | | | | | |
| High-Frequency Oscillator 0 | I _{HFOSC0} | Operating at 24.5 MHz, T _A = 25 °C | — | 105 | — | μA |
| High-Frequency Oscillator 1 | I _{HFOSC1} | Operating at 48 MHz, T _A = 25 °C | — | 850 | — | μA |
| Low-Frequency Oscillator | I _{LFOSC} | Operating at 80 kHz, T _A = 25 °C | — | 4 | — | μA |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------|---|-----|------|------|---------------|
| ADC0 Always-on ⁴ | I_{ADC} | 800 ksps, 10-bit conversions or 200 ksps, 12-bit conversions Normal bias settings $V_{DD} = 3.0\text{ V}$ | — | 820 | 1200 | μA |
| | | 250 ksps, 10-bit conversions or 62.5 ksps 12-bit conversions Low power bias settings $V_{DD} = 3.0\text{ V}$ | — | 405 | 580 | μA |
| ADC0 Burst Mode, 10-bit single conversions, external reference | I_{ADC} | 200 ksps, $V_{DD} = 3.0\text{ V}$ | — | 370 | — | μA |
| | | 100 ksps, $V_{DD} = 3.0\text{ V}$ | — | 185 | — | μA |
| | | 10 ksps, $V_{DD} = 3.0\text{ V}$ | — | 20 | — | μA |
| ADC0 Burst Mode, 10-bit single conversions, internal reference, Low power bias settings | I_{ADC} | 200 ksps, $V_{DD} = 3.0\text{ V}$ | — | 485 | — | μA |
| | | 100 ksps, $V_{DD} = 3.0\text{ V}$ | — | 245 | — | μA |
| | | 10 ksps, $V_{DD} = 3.0\text{ V}$ | — | 25 | — | μA |
| ADC0 Burst Mode, 12-bit single conversions, external reference | I_{ADC} | 100 ksps, $V_{DD} = 3.0\text{ V}$ | — | 505 | — | μA |
| | | 50 ksps, $V_{DD} = 3.0\text{ V}$ | — | 255 | — | μA |
| | | 10 ksps, $V_{DD} = 3.0\text{ V}$ | — | 50 | — | μA |
| ADC0 Burst Mode, 12-bit single conversions, internal reference | I_{ADC} | 100 ksps, $V_{DD} = 3.0\text{ V}$, Normal bias | — | 950 | — | μA |
| | | 50 ksps, $V_{DD} = 3.0\text{ V}$, Low power bias | — | 415 | — | μA |
| | | 10 ksps, $V_{DD} = 3.0\text{ V}$, Low power bias | — | 80 | — | μA |
| Internal ADC0 Reference, Always-on ⁵ | I_{VREFFS} | Normal Power Mode | — | 680 | 790 | μA |
| | | Low Power Mode | — | 170 | 210 | μA |
| Temperature Sensor | I_{TSENSE} | | — | 70 | 120 | μA |
| Comparator 0 (CMP0, CMP1) | I_{CMP} | CPMD = 11 | — | 0.5 | — | μA |
| | | CPMD = 10 | — | 3 | — | μA |
| | | CPMD = 01 | — | 8.5 | — | μA |
| | | CPMD = 00 | — | 22.5 | — | μA |
| Comparator Reference | I_{CPREF} | | — | 1.2 | — | μA |
| Voltage Supply Monitor (VMON0) | I_{VMON} | | — | 15 | 20 | μA |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------|-------------------|--|-----|-----|-----|------|
| 5V Regulator | I _{VREG} | Normal Mode (SUSEN = 0, BIASENB = 0) | — | 245 | 340 | μA |
| | | Suspend Mode (SUSEN = 1, BIASENB = 0) | — | 60 | 100 | μA |
| | | Bias Disabled (BIASENB = 1) | — | 2.5 | 10 | μA |
| | | Disabled (BIASENB = 1, REG1ENB = 1) | — | 2.5 | — | nA |
| USB (USB0) Full-Speed | I _{USB} | Low Energy Mode, 64 byte 1ms IN Interrupt transfers | — | 850 | — | μA |
| | | Low Energy Mode, 64 byte 1ms OUT Interrupt transfers | — | 250 | — | μA |
| | | Low Energy Mode, Idle (SOF only) | — | 50 | — | μA |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
4. ADC0 always-on power excludes internal reference supply current.
5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------------|---|------|-------|------|------|
| VDD Supply Monitor Threshold | V _{VDDM} | | 1.95 | 2.05 | 2.15 | V |
| Power-On Reset (POR) Threshold | V _{POR} | Rising Voltage on VDD | — | 1.2 | — | V |
| | | Falling Voltage on VDD | 0.75 | — | 1.36 | V |
| VDD Ramp Time | t _{RMP} | Time to V _{DD} > 2.2 V | 10 | — | — | μs |
| Reset Delay from POR | t _{POR} | Relative to V _{DD} > V _{POR} | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t _{RST} | Time between release of reset source and code execution | — | 50 | — | μs |
| RST Low Time to Generate Reset | t _{RSTL} | | 15 | — | — | μs |
| Missing Clock Detector Response Time (final rising edge to reset) | t _{MCD} | F _{SYSClk} > 1 MHz | — | 0.625 | 1.2 | ms |
| Missing Clock Detector Trigger Frequency | F _{MCD} | | — | 7.5 | 13.5 | kHz |
| VDD Supply Monitor Turn-On Time | t _{MON} | | — | 2 | — | μs |

4.1.8 ADC

Table 4.8. ADC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|--|-----|-------|--------------------|--------|
| Resolution | N _{bits} | 12 Bit Mode | 12 | | | Bits |
| | | 10 Bit Mode | 10 | | | Bits |
| Throughput Rate (High Speed Mode) | f _S | 12 Bit Mode | — | — | 200 | ksps |
| | | 10 Bit Mode | — | — | 800 | ksps |
| Throughput Rate (Low Power Mode) | f _S | 12 Bit Mode | — | — | 62.5 | ksps |
| | | 10 Bit Mode | — | — | 250 | ksps |
| Tracking Time | t _{TRK} | High Speed Mode | 230 | — | — | ns |
| | | Low Power Mode | 450 | — | — | ns |
| Power-On Time | t _{PWR} | | 1.2 | — | — | μs |
| SAR Clock Frequency | f _{SAR} | High Speed Mode, Reference is 2.4 V internal | — | — | 6.25 | MHz |
| | | High Speed Mode, Reference is not 2.4 V internal | — | — | 12.5 | MHz |
| | | Low Power Mode | — | — | 4 | MHz |
| Conversion Time | t _{CNV} | 10-Bit Conversion, SAR Clock = 12.25 MHz, System Clock = 24.5 MHz. | 1.1 | | | μs |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | — | 5 | — | pF |
| | | Gain = 0.5 | — | 2.5 | — | pF |
| Input Pin Capacitance | C _{IN} | | — | 20 | — | pF |
| Input Mux Impedance | R _{MUX} | | — | 550 | — | Ω |
| Voltage Reference Range | V _{REF} | | 1 | — | V _{IO} | V |
| Input Voltage Range ¹ | V _{IN} | Gain = 1 | 0 | — | V _{REF} | V |
| | | Gain = 0.5 | 0 | — | 2xV _{REF} | V |
| Power Supply Rejection Ratio | PSRR _{ADC} | | — | 70 | — | dB |
| DC Performance | | | | | | |
| Integral Nonlinearity | INL | 12 Bit Mode | — | ±1 | ±2.3 | LSB |
| | | 10 Bit Mode | — | ±0.2 | ±0.6 | LSB |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL | 12 Bit Mode | -1 | ±0.7 | 1.9 | LSB |
| | | 10 Bit Mode | — | ±0.2 | ±0.6 | LSB |
| Offset Error | E _{OFF} | 12 Bit Mode, V _{REF} = 1.65 V | -3 | 0 | 3 | LSB |
| | | 10 Bit Mode, V _{REF} = 1.65 V | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | — | 0.004 | — | LSB/°C |

4.3 Absolute Maximum Ratings

Stresses above those listed in [4.3 Absolute Maximum Ratings](#) may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>.

Table 4.16. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---|-------------|-------------------------|---------|--------------|------|
| Ambient Temperature Under Bias | T_{BIAS} | | -55 | 125 | °C |
| Storage Temperature | T_{STG} | | -65 | 150 | °C |
| Voltage on VDD | V_{DD} | | GND-0.3 | 4.2 | V |
| Voltage on VIO ² | V_{IO} | | GND-0.3 | 4.2 | V |
| Voltage on VREGIN | V_{REGIN} | | GND-0.3 | 5.8 | V |
| Voltage on D+ or D- | V_{USBD} | | GND-0.3 | $V_{DD}+0.3$ | V |
| Voltage on I/O pins (including VBUS / P3.1) or RSTb | V_{IN} | $V_{IO} > 3.3\text{ V}$ | GND-0.3 | 5.8 | V |
| | | $V_{IO} < 3.3\text{ V}$ | GND-0.3 | $V_{IO}+2.5$ | V |
| Total Current Sunk into Supply Pin | I_{VDD} | | — | 400 | mA |
| Total Current Sourced out of Ground Pin | I_{GND} | | 400 | — | mA |
| Current Sourced or Sunk by any I/O Pin or RSTb | I_{IO} | | -100 | 100 | mA |
| Operating Junction Temperature | T_J | | -40 | 105 | °C |

Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.
2. On devices without a VIO pin, $V_{IO} = V_{DD}$

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current using HFOSC0




Figure 4.2. Typical Operating Supply Current using HFOSC1




Figure 5.3. Connection Diagram with Voltage Regulator Not Used

5.2 USB

Figure 5.4 Bus-Powered Connection Diagram for USB Pins on page 31 shows a typical connection bus-powered diagram for the USB pins of the EFM8UB1 devices including ESD protection diodes on the USB pins.




Figure 5.4. Bus-Powered Connection Diagram for USB Pins

Figure 5.5 Self-Powered Connection Diagram for USB Pins on page 31 shows a typical connection self-powered diagram for the USB pins of the EFM8UB1 devices including ESD protection diodes on the USB pins.




Figure 5.5. Self-Powered Connection Diagram for USB Pins

5.3 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (<http://www.silabs.com/8bit-appnotes>) or in Simplicity Studio.




Figure 5.6. Debug Connection Diagram

5.4 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|---------------|---|---------------------|------------------------------|--------------------------------------|
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 VREF |
| 3 | GND | Ground | | | |
| 4 | D+ | USB Data Positive | | | ADC0.28 |
| 5 | D- | USB Data Negative | | | ADC0.29 |
| 6 | VDD | Supply Power Input / 5V Regulator Output | | | |
| 7 | VREGIN | 5V Regulator Input | | | |
| 8 | P3.1 | Multifunction I/O | | VBUS | |
| 9 | RST / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 10 | P3.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 11 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.23 CMP1P.12 CMP1N.12 |
| 12 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.22 CMP1P.11 CMP1N.11 |
| 13 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.21 CMP1P.10 CMP1N.10 |
| 14 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | ADC0.20 CMP1P.9 CMP1N.9 |
| 15 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 CMP1P.7 CMP1N.7 |
| 16 | P1.6 | Multifunction I/O | Yes | P1MAT.6 I2C0_SCL | ADC0.14 CMP1P.6 CMP1N.6 |
| 17 | P1.5 | Multifunction I/O | Yes | P1MAT.5 I2C0_SDA | ADC0.13 CMP1P.5 CMP1N.5 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---------------------------------------|------------------------------|
| 27 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 CMP0P.3 CMP0N.3 |
| 28 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.2 CMP0N.2 |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------------|---|---------------------|------------------------------|--------------------------------------|
| 3 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 VREF |
| 4 | GND | Ground | | | |
| 5 | D+ | USB Data Positive | | | ADC0.28 |
| 6 | D- | USB Data Negative | | | ADC0.29 |
| 7 | VIO | I/O Power Input | | | |
| 8 | VDD | Supply Power Input / 5V Regulator Output | | | |
| 9 | VREGIN | 5V Regulator Input | | | |
| 10 | P3.1 | Multifunction I/O | | VBUS | |
| 11 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 12 | P2.0 / C2D | Multifunction I/O / C2 Debug Data | Yes | | |
| 13 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 CMP1P.9 CMP1N.9 |
| 14 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 CMP1P.7 CMP1N.7 |
| 15 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 CMP1P.6 CMP1N.6 |
| 16 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 CMP1P.5 CMP1N.5 |
| 17 | P1.2 | Multifunction I/O | Yes | P1MAT.2 I2C0_SCL | ADC0.10 CMP1P.4 CMP1N.4 |
| 18 | P1.1 | Multifunction I/O | Yes | P1MAT.1 I2C0_SDA | ADC0.9 CMP1P.3 CMP1N.3 |

6.3 EFM8UB1x-QFN20 Pin Definitions




Figure 6.3. EFM8UB1x-QFN20 Pinout

Table 6.3. Pin Definitions for EFM8UB1x-QFN20

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|------------------------------|--------------------------------------|
| 1 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 | ADC0.1 CMP0P.1 CMP0N.1 AGND |
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 VREF |

7.2 QFN28 PCB Land Pattern




Figure 7.2. QFN28 PCB Land Pattern Drawing

Table 7.2. QFN28 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|-----|------|
| C1 | | 4.80 |
| C2 | | 4.80 |
| E | | 0.50 |
| X1 | | 0.30 |
| X2 | | 3.35 |
| Y1 | | 0.95 |

| Dimension | Min | Max |
|-----------|-----|------|
| Y2 | | 3.35 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A 2 x 2 array of 1.2 mm square openings on a 1.5 mm pitch should be used for the center pad.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN28 Package Marking




Figure 7.3. QFN28 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

8. QSOP24 Package Specifications

8.1 QSOP24 Package Dimensions




Figure 8.1. QSOP24 Package Drawing

Table 8.1. QSOP24 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|-----------|-----|------|
| A | — | — | 1.75 |
| A1 | 0.10 | — | 0.25 |
| b | 0.20 | — | 0.30 |
| c | 0.10 | — | 0.25 |
| D | 8.65 BSC | | |
| E | 6.00 BSC | | |
| E1 | 3.90 BSC | | |
| e | 0.635 BSC | | |
| L | 0.40 | — | 1.27 |
| theta | 0° | — | 8° |

| Dimension | Min | Typ | Max |
|-----------|-----|------|-----|
| aaa | | 0.20 | |
| bbb | | 0.18 | |
| ccc | | 0.10 | |
| ddd | | 0.10 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.