



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), CANbus, SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 25x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f561-iq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

17.6. Timina	151
17.6.1. Multiplexed Mode	153
18. Oscillators and Clock Selection	157
18.1. System Clock Selection	157
18.2. Programmable Internal Oscillator	159
18.2.1. Internal Oscillator Suspend Mode	159
18.3. Clock Multiplier	162
18.4. External Oscillator Drive Circuit	164
18.4.1. External Crystal Example	166
18.4.2. External RC Example	167
18.4.3. External Capacitor Example	167
19. Port Input/Output	169
19.1. Port I/O Modes of Operation	170
19.1.1. Port Pins Configured for Analog I/O	170
19.1.2. Port Pins Configured For Digital I/O	170
19.1.3. Interfacing Port I/O in a Multi-Voltage System	171
19.2. Assigning Port I/O Pins to Analog and Digital Functions.	171
19.2.1. Assigning Port I/O Pins to Analog Functions	171
19.2.2. Assigning Port I/O Pins to Digital Functions	171
19.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions	172
19.3. Priority Crossbar Decoder	172
19.4. Port I/O Initialization	174
19.5. Port Match	179
19.6. Special Function Registers for Accessing and Configuring Port I/O	183
20. Local Interconnect Network (LIN0)	193
20.1. Software Interface with the LIN Controller	194
20.2. LIN Interface Setup and Operation	194
20.2.1. Mode Definition	194
20.2.2. Baud Rate Options: Manual or Autobaud	194
20.2.3. Baud Rate Calculations: Manual Mode	194
20.2.4. Baud Rate Calculations—Automatic Mode	196
20.3. LIN Master Mode Operation	197
20.4. LIN Slave Mode Operation	198
20.5. Sleep Mode and Wake-Up	199
20.6. Error Detection and Handling	199
20.7. LIN Registers	200
20.7.1. LIN Direct Access SFR Registers Definitions	200
20.7.2. LIN Indirect Access SFR Registers Definitions	202
21. Controller Area Network (CAN0)	210
21.1. Bosch CAN Controller Operation	211
21.1.1. CAN Controller Timing	211
21.1.2. CAN Register Access	212
21.1.3. Example Timing Calculation for 1 Mbit/Sec Communication	212
21.2. CAN Registers	214
21.2.1. CAN Controller Protocol Registers	214





Figure 1.3. C8051F550-7 (24-pin) Block Diagram





Figure 3.2. QFP-32 Pinout Diagram (Top View)



Post-Tracking Mode is selected when AD0TM is set to 01b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 does not track the input. Rather, the sampling capacitor remains disconnected from the input making the input pin high-impedance until the next convert start signal.

Dual-Tracking Mode is selected when AD0TM is set to 11b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 tracks continuously until the next conversion is started.

Depending on the output connected to the ADC input, additional tracking time, more than is specified in Table 5.9, may be required after changing MUX settings. See the settling time requirements described in Section "6.2.1. Settling Time Requirements" on page 52.



Figure 6.2. ADC0 Tracking Modes

#### 6.1.3. Timing

ADC0 has a maximum conversion speed specified in Table 5.9. ADC0 is clocked from the ADC0 Subsystem Clock (FCLK). The source of FCLK is selected based on the BURSTEN bit. When BURSTEN is logic 0, FCLK is derived from the current system clock. When BURSTEN is logic 1, FCLK is derived from the Burst Mode Oscillator, an independent clock source with a maximum frequency of 25 MHz.

When ADC0 is performing a conversion, it requires a clock source that is typically slower than FCLK. The ADC0 SAR conversion clock (SAR clock) is a divided version of FCLK. The divide ratio can be configured using the AD0SC bits in the ADC0CF register. The maximum SAR clock frequency is listed in Table 5.9.

ADC0 can be in one of three states at any given time: tracking, converting, or idle. Tracking time depends on the tracking mode selected. For Pre-Tracking Mode, tracking is managed by software and ADC0 starts conversions immediately following the convert start signal. For Post-Tracking and Dual-Tracking Modes, the tracking time after the convert start signal is equal to the value determined by the AD0TK bits plus 2 FCLK cycles. Tracking is immediately followed by a conversion. The ADC0 conversion time is always 13 SAR clock cycles plus an additional 2 FCLK cycles to start and complete a conversion. Figure 6.3 shows timing diagrams for a conversion in Pre-Tracking Mode and tracking plus conversion in Post-Tracking or Dual-Tracking Mode. In this example, repeat count is set to one.



### SFR Definition 6.8. ADC0TK: ADC0 Tracking Mode Select

Bit	7	6	5	4	3	2	1	0
Name		AD0PV	VR[3:0]		AD0TM[1:0]		AD0TK[1:0]	
Туре		R/	W		R/	W	R/	W
Reset	1	1	1	1	1	1	1	1

SFR Address = 0xBA; SFR Page = 0x00

Bit	Name	Function							
7:4	AD0PWR[3:0]	ADC0 Burst Power-up Time.							
		For BURSTEN = 0: ADC0 Power state controlled by AD0EN							
		or BURSTEN = 1, AD0EN = 1: ADC0 remains enabled and does not enter the ery low power state							
		r BURSTEN = 1, AD0EN = 0: ADC0 enters the very low power state and is							
		enabled after each convert start signal. The Power-up time is programmed accord- ing the following equation:							
		$AD0PWR = \frac{Tstartup}{200ns} - 1 \text{ or } Tstartup = (AD0PWR + 1)200ns$							
3:2	AD0TM[1:0]	ADC0 Tracking Mode Enable Select Bits.							
		00: Reserved.							
		01: ADC0 is configured to Post-Tracking Mode.							
		10: ADC0 is configured to Pre-Tracking Mode.							
		11: ADC0 is configured to Dual Tracking Mode.							
1:0	AD0TK[1:0]	ADC0 Post-Track Time.							
		00: Post-Tracking time is equal to 2 SAR clock cycles + 2 FCLK cycles.							
		01: Post-Tracking time is equal to 4 SAR clock cycles + 2 FCLK cycles.							
		10. Post-macking time is equal to 16 SAR clock cycles + 2 FOLK cycles. 11: Post-Tracking time is equal to 16 SAR clock cycles + 2 FOLK cycles.							
		$11.1$ osci matring time is equal to 10 only block cycles $\pm 2.1$ OEN cycles.							

#### 6.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.



# SFR Definition 8.2. CPT0MD: Comparator0 Mode Selection

Bit	7	6	5	4	3	2	1	0
Name			CP0RIE	CP0FIE			CP0MD[1:0]	
Туре	R	R	R/W	R/W	R	R	R/W	
Reset	0	0	0	0	0	0	1	0

#### SFR Address = 0x9B; SFR Page = 0x00

Bit	Name	Function
7:6	Unused	Read = 00b, Write = Don't Care.
5	CPORIE	Comparator0 Rising-Edge Interrupt Enable. 0: Comparator0 Rising-edge interrupt disabled. 1: Comparator0 Rising-edge interrupt enabled.
4	CP0FIE	<b>Comparator0 Falling-Edge Interrupt Enable.</b> 0: Comparator0 Falling-edge interrupt disabled. 1: Comparator0 Falling-edge interrupt enabled.
3:2	Unused	Read = 00b, Write = don't care.
1:0	CP0MD[1:0]	Comparator0 Mode Select. These bits affect the response time and power consumption for Comparator0. 00: Mode 0 (Fastest Response Time, Highest Power Consumption) 01: Mode 1 10: Mode 2 11: Mode 3 (Slowest Response Time, Lowest Power Consumption)



#### 8.1. Comparator Multiplexer

C8051F55x/56x/57x devices include an analog input multiplexer for each of the comparators to connect Port I/O pins to the comparator inputs. The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 8.5). The CMX0P3–CMX0P0 bits select the Comparator0 positive input; the CMX0N3–CMX0N0 bits select the Comparator0 negative input. Similarly, the Comparator1 inputs are selected in the CPT1MX register using the CMX1P3-CMX1P0 bits and CMX1N3–CMX1N0 bits. The same pins are available to both multiplexers at the same time and can be used by both comparators simultaneously.

**Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "19.6. Special Function Registers for Accessing and Configuring Port I/O" on page 183).









Figure 11.2. Flash Program Memory Map

#### 11.1.1. MOVX Instruction and Program Memory

The MOVX instruction in an 8051 device is typically used to access external data memory. On the C8051F55x/56x/57x devices, the MOVX instruction is normally used to read and write on-chip XRAM, but can be re-configured to write and erase on-chip Flash memory space. MOVC instructions are always used to read Flash memory, while MOVX write instructions are used to erase and write Flash. This Flash access feature provides a mechanism for the C8051F55x/56x/57x to update program code and use the program memory space for non-volatile data storage. Refer to Section "14. Flash Memory" on page 124 for further details.

#### 11.2. Data Memory

The C8051F55x/56x/57x devices include 2304 bytes of RAM data memory. 256 bytes of this memory is mapped into the internal RAM space of the 8051. The other 2048 bytes of this memory is on-chip "external" memory. The data memory map is shown in Figure 11.1 for reference.

#### 11.2.1. Internal RAM

There are 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 11.1 illustrates the data memory organization of the



ddress	Pade	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
Ā Fo	_			DCAOLI					
Fδ	0 F	SPIUCIN	SN0	SN1	SN2	SN3	PCACPL4	PCACPH4	VDIVIOCIN
F0	0	В	POMAT	POMASK	P1MAT	PIMASK		FIP1	FIP2
10	F	(All Pages)	POMDIN	P1MDIN	P2MDIN	P3MDIN		EIP1	EIP2
F8	0	ADC0CN	PCA0CPI 1	PCA0CPH1	PCA0CPI 2	PCA0CPH2	PCA0CPL3	PCA0CPL3	RSTSRC
	F								
E0	0	ACC						EIE1	EIE2
	F	(All Pages)	XBR0	XBR1	CCH0CN	IT01CF		(All Pages)	(All Pages)
D8	0	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	PCA0CPM5
	F		PCA0PWM						
D0	0	PSW	<b>REF0CN</b>	LIN0DATA	LIN0ADDR				
	F	(All Pages)				P0SKIP	P1SKIP	P2SKIP	P3SKIP
C8	0	TMR2CN	REG0CN	TMR2RLL	TMR2RLH	TMR2L	TMR2H	PCA0CPL5	PCA0CPH5
	F		LIN0CF						
C0	0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	
	F								XBR2
B8	0	IP		ADC0TK	ADC0MX	ADC0CF	ADC0L	ADC0H	
	F	(All Pages)							
B0	0	P3	P2MAT	P2MASK			P4	FLSCL	FLKEY
	F	(All Pages)		EMI0CF			(All Pages)	(All Pages)	(All Pages)
A8	0	IE	SMOD0	EMI0CN				P3MAT	P3MASK
	F	(All Pages)		EMI0TC	SBCON0	SBRLL0	SBRLH0	P3MDOUT	P4MDOUT
A0	0	P2	SPI0CFG	SPI0CKR	<b>SPI0DAT</b>				SFRPAGE
	F	(All Pages)	OSCICN	OSCICRS		POMDOUT	P1MDOUT	P2MDOUT	(All Pages)
98	0	SCON0	SBUF0	CPT0CN	CPT0MD	CPT0MX	CPT1CN	CPT1MD	CPT1MX
	F							OSCIFIN	OSCXCN
90	0	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H		
	F	(All Pages)							CLKMUL
88	0	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
	F	(All Pages)	(All Pages)	(All Pages)	(All Pages)	(All Pages)	(All Pages)	(All Pages)	CLKSEL
80	0	P0	SP	DPL	DPH		SFRNEXT	SFRLAST	PCON
	F	(All Pages)	(All Pages)	(All Pages)	(All Pages)	SFR0CN	(All Pages)	(All Pages)	(All Pages)
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
		(bit addres	sable)						

#### Table 12.1. Special Function Register (SFR) Memory Map for Pages 0x00 and 0x0F



#### 14.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

#### 14.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to 1 before software can modify the Flash memory; both PSWE and PSEE must be set to 1 before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the ones complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are 1) and locked when any other Flash pages are locked (any bit of the Lock Byte is 0). See example in Figure 14.1.



Security Lock Byte:	11111101b
1s Complement:	0000010b
Flash pages locked:	3 (First two Flash pages + Lock Byte Page)

Figure 14.1. Flash Program Memory Map



# SFR Definition 17.3. EMI0TC: External Memory Timing Control

Bit	7	6	5	4	3	2	1	0	
Nam	ne EAS[1:0] EWR[3:0] EAH							[1:0]	
Туре	, l	R/W		R	W		R/W		
Rese	et 1	1	1	1	1	1	1	1	
SFR A	Address = 0x								
Bit	Name		Function						
7:6	EAS[1:0] EMIF Address Setup Time Bits.								
		00: Address	setup time =	= 0 SYSCLK	cycles.				
		01: Address	setup time =	= 1 SYSCLK	cycle.				
		10: Address	setup time =	= 2 SYSCLK	cycles.				
		11: Address	setup time =	3 SYSCLK	cycles.				
5:2	EWR[3:0]	EMIF WR an	nd RD Pulse	-Width Con	trol Bits.				
		0000: WR ar	nd RD pulse	width = $1 S^{1}$	SCLK cycl	e.			
		0001: WR ar	nd RD pulse	width = 2 S	SCLK cycl	es.			
		0010: WR ar	nd RD pulse	width = 3 S	SCLK cycl	es.			
		0011: <u>WR</u> ar	nd <u>RD</u> pulse	width = $4 S^{1}$	SCLK cycle	es.			
		0100: <u>WR</u> ar	nd <u>RD</u> pulse	width = $5 S^{1}$	SCLK cycl	es.			
		0101: <u>WR</u> ar	nd <u>RD</u> pulse	width = $6 S^{1}$	SCLK cycl	es.			
		0110: WR ar	nd RD pulse	width = $7 S$	SCLK cycle	es.			
		0111: WR an	Id RD pulse	width = $8 S$	SCLK cycle	es.			
		1000: WR ar	nd RD pulse	WIDTN = $95^{\circ}$		es.			
		1001: WR ar	id RD pulse	width = $10.3$		cies.			
		1010. WR ai		width $= 12$ S	SYSCEK CYC				
		1100: WR ar		width $= 13.5$					
		1101: WR an	nd RD pulse	width = $14$ S	SYSCI K cyc	les			
		1110: WR an	id RD pulse	width = $15$ S		les.			
		1111: WR an	d RD pulse	width = $16 \text{ S}$	YSCLK cyc	les.			
1:0	EAH[1:0]	EMIF Addre	ss Hold Tin	ne Bits.					
		00: Address	hold time =	0 SYSCLK o	ycles.				
		01: Address	hold time =	1 SYSCLK o	ycle.				
		10: Address	hold time =	2 SYSCLK o	ycles.				
		11: Address	hold time =	3 SYSCLK c	ycles.				



#### 18.3. Clock Multiplier

The Clock Multiplier generates an output clock which is 4 times the input clock frequency scaled by a programmable factor of 1, 2/3, 2/4 (or 1/2), 2/5, 2/6 (or 1/3), or 2/7. The Clock Multiplier's input can be selected from the external oscillator, or the internal or external oscillators divided by 2. This produces three possible base outputs which can be scaled by a programmable factor: Internal Oscillator x 2, External Oscillator x 2, or External Oscillator x 4. See Section 18.1 on page 157 for details on system clock selection.

The Clock Multiplier is configured via the CLKMUL register (SFR Definition 18.5). The procedure for configuring and enabling the Clock Multiplier is as follows:

- 1. Reset the Multiplier by writing 0x00 to register CLKMUL.
- 2. Select the Multiplier input source via the MULSEL bits.
- 3. Select the Multiplier output scaling factor via the MULDIV bits
- 4. Enable the Multiplier with the MULEN bit (CLKMUL | = 0x80).
- 5. Delay for >5 µs.
- 6. Initialize the Multiplier with the MULINIT bit (CLKMUL | = 0xC0).
- 7. Poll for MULRDY  $\geq$  1.

**Important Note**: When using an external oscillator as the input to the Clock Multiplier, the external source must be enabled and stable before the Multiplier is initialized. See "18.4. External Oscillator Drive Circuit" on page 164 for details on selecting an external oscillator source.

The Clock Multiplier allows faster operation of the CIP-51 core and is intended to generate an output frequency between 25 and 50 MHz. The clock multiplier can also be used with slow input clocks. However, if the clock is below the minimum Clock Multiplier input frequency (FCMmin), the generated clock will consist of four fast pulses followed by a long delay until the next input clock rising edge. The average frequency of the output is equal to 4x the input, but the instantaneous frequency may be faster. See Figure 18.2 below for more information.





#### LIN Register Definition 20.8. LIN0SIZE: LIN0 Message Size Register

Bit	7	6	5	4	3	2	1	0
Name	ENHCHK				LINSIZE[3:0]			
Туре	R/W	R	R	R	R/W			
Reset	0	0	0	0	0	0	0	0

Indirect Address = 0x0B

Bit	Name	Function
7	ENHCHK	<ul> <li>Checksum Selection Bit.</li> <li>0: Use the classic, specification 1.3 compliant checksum. Checksum covers the data bytes.</li> <li>1: Use the enhanced, specification 2.0 compliant checksum. Checksum covers data bytes and protected identifier.</li> </ul>
6:4	Unused	Read = 000b; Write = Don't Care
3:0	LINSIZE[3:0]	Data Field Size. 0000: 0 data bytes 0001: 1 data byte 0010: 2 data bytes 0011: 3 data bytes 0100: 4 data bytes 0101: 5 data bytes 0110: 6 data bytes 0111: 7 data bytes 1000: 8 data bytes 1001-1110: RESERVED 1111: Use the ID[1:0] bits (LIN0ID[5:4]) to determine the data length.



### 21.2. CAN Registers

CAN registers are classified as follows:

- 1. CAN Controller Protocol Registers: CAN control, interrupt, error control, bus status, test modes.
- Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The CIP-51 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
- 3. **Message Handler Registers**: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).

For the registers other than CAN0CFG, refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

#### 21.2.1. CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes.

The registers are: CAN Control Register (CAN0CN), CAN Clock Configuration (CAN0CFG), CAN Status Register (CAN0STA), CAN Test Register (CAN0TST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register.

#### 21.2.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers.

#### 21.2.3. Message Handler Registers

The Message Handler Registers are read only registers. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.



#### 22.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.

#### SFR Definition 22.3. SMB0DAT: SMBus Data

Bit	7	6	5	4	3	2	1	0		
Name	SMB0DAT[7:0]									
Туре		R/W								
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xC2; SMB0DAT = 0x00

Bit	Name	Function
7:0	SMB0DAT[7:0]	SMBus Data.
		The SMB0DAT register contains a byte of data to be transmitted on the SMBus serial interface or a byte that has just been received on the SMBus serial interface. The CPU can read from or write to this register whenever the SI serial interrupt flag (SMB0CN.0) is set to logic 1. The serial data in the register remains stable as long as the SI flag is set. When the SI flag is not set, the system may be in the process of shifting data in/out and the CPU should not attempt to access this register.

#### 22.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames. As a receiver, the interrupt for an ACK occurs **before** the ACK. As a transmitter, interrupts occur **after** the ACK.



SFR A	Address = 0	X98; BIT-Addressable; SFR Page = UXUU						
7	OVRU	<ul> <li>Receive FIFO Overrun Flag.</li> <li>0: Receive FIFO Overrun has not occurred</li> <li>1: Receive FIFO Overrun has occurred; A received character has been discarded due to a full FIFO.</li> </ul>						
6	PERR0	Parity Error Flag.						
		<ul> <li>When parity is enabled, this bit indicates that a parity error has occurred. It is set to 1 when the parity of the oldest byte in the FIFO does not match the selected Parity Type.</li> <li>0: Parity error has not occurred</li> <li>1: Parity error has occurred.</li> <li>This bit must be cleared by software.</li> </ul>						
5	THRE0	Transmit Holding Register Empty Flag.						
		THRE0 can have a momentary glitch high when the UART Transmit Holding Register is not empty. The glitch will occur some time after SBUF0 was written with the previous byte and does not occur if THRE0 is checked in the instruction(s) immediately following the write to SBUF0. When firmware writes SBUF0 and SBUF0 is not empty, TX0 will be stuck low until the next device reset. Firmware should use or poll on TI0 rather than THRE0 for asynchronous UART writes that may have a random delay in between transactions.						
		<ol><li>Transmit Holding Register not Empty—do not write to SBUF0.</li></ol>						
		1: Transmit Holding Register Empty—it is safe to write to SBUF0.						
4	REN0	Receive Enable. This bit enables/disables the UART receiver. When disabled, bytes can still be read from the receive FIFO. 0: UART1 reception disabled. 1: UART1 reception enabled.						
3	TBX0	Extra Transmission Bit.						
		The logic level of this bit will be assigned to the extra transmission bit when XBE0 is set to 1. This bit is not used when Parity is enabled.						
2	RBX0	Extra Receive Bit.						
		RBX0 is assigned the value of the extra bit when XBE1 is set to 1. If XBE1 is cleared to 0, RBX1 will be assigned the logic level of the first stop bit. This bit is not valid when Parity is enabled.						
1	TIO	Transmit Interrupt Flag.						
		Set to a 1 by hardware after data has been transmitted, at the beginning of the STOP bit. When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software.						
0	RI0	Receive Interrupt Flag.						
		Set to 1 by hardware when a byte of data has been received by UART0 (set at the STOP bit sampling time). When the UART0 interrupt is enabled, setting this bit to 1 causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software. Note that RI0 will remain set to '1' as long as there is data still in the UART FIFO. After the last byte has been shifted from the FIFO to SBUF0, RI0 can be cleared.						



### SFR Definition 23.5. SBRLH0: UART0 Baud Rate Generator Reload High Byte

Bit	7	6	5	4	3	2	1	0		
Name	SBRLH0[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		

		B, Chiri ago – oxor
Bit	Name	Function
7:0	SBRLH0[7:0]	High Byte of Reload Value for UART0 Baud Rate Generator.
		This value is loaded into the high byte of the UART0 baud rate generator when the counter overflows from 0xFFFF to 0x0000.

### SFR Definition 23.6. SBRLL0: UART0 Baud Rate Generator Reload Low Byte

Bit	7	6	5	4	3	2	1	0		
Nam	SBRLL0[7:0]									
Type R/W										
Rese	et O	0	0	0	0	0	0	0		
SFR A	Address = 0xA	C; SFR Page	e = 0x0F							
Bit	Name				Function					
7:0	SBRLL0[7:0]	LL0[7:0] Low Byte of Reload Value for UART0 Baud Rate Generator.								
		This value is loaded into the low byte of the UART0 baud rate generator when the counter overflows from 0xFFFF to 0x0000.								



# 24. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







## SFR Definition 24.3. SPI0CKR: SPI0 Clock Rate

Bit	7	6	5	4	3	2	1	0			
Nam	e	SCR[7:0]									
Туре	•		R/W								
Rese	t 0	0	0	0	0	0	0	0			
SFR A	SFR Address = 0xA2; SFR Page = 0x00										
Bit	Name				Function	ı					
7:0	SCR[7:0]	SPI0 Cloc	SPI0 Clock Rate.								
		These bits configured sion of the the system register.	These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where SYSCLK is the system clock frequency and SPI0CKR is the 8-bit value held in the SPI0CKR register.								
		<sup>f</sup> SCK <sup>=</sup>	$f_{SCK} = \frac{SYSCLK}{2 \text{ x } (SPI0CKR[7:0] + 1)}$								
		for 0 <= S	PI0CKR <=	255							
		Example:	If SYSCLK :	= 2 MHz and	SPI0CKR	= 0x04,					

$$f_{SCK} = \frac{2000000}{2 \text{ x } (4+1)}$$

## SFR Definition 24.4. SPI0DAT: SPI0 Data

Bit	7	6	5	4	3	2	1	0	
Name	SPI0DAT[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0xA3; SFR Page = 0x00

Bit	Name	Function
7:0	SPI0DAT[7:0]	SPI0 Transmit and Receive Data.
		The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns the contents of the receive buffer.



# C2 Register Definition 27.2. DEVICEID: C2 Device ID

Bit	7	6	5	4	3	2	1	0		
Nam	e	DEVICEID[7:0]								
Туре	e	R/W								
Rese	et 0	0	0	1	0	1	0	0		
C2 Ac	dress = 0xFD;	SFR Addre	ss = 0xFD; S	SFR Page =	0xF					
Bit	Name	Name Function								
7:0	DEVICEID[7:0	0] Device ID.								
		This read-only register returns the 8-bit device ID: 0x22 (C8051F55x/56x/57x).								

### C2 Register Definition 27.3. REVID: C2 Revision ID

Bit	7	6	5	4	3	2	1	0		
Nam	е	REVID[7:0]								
Туре	r <b>pe</b> R/W									
Rese	et Varies	Varies	Varies	Varies	Varies	Varies	Varies	Varies		
C2 Ac	ldress = 0xFE	; SFR Addre	ss = 0xFE; S	FR Page =	DxF					
Bit	Name	Name Function								
7:0	REVID[7:0]	0] Revision ID.								
		This read-only register returns the 8-bit revision ID. For example: 0x00 = Revision A.								

