



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), LINbus, SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 25x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f562-iq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1. System Overview	16
2. Ordering Information	20
3. Pin Definitions	22
4. Package Specifications	28
4.1. QFN-40 Package Specifications	28
4.2. QFP-32 Package Specifications	30
4.3. QFN-32 Package Specifications	32
4.4. QFN-24 Package Specifications	34
5. Electrical Characteristics	36
5.1. Absolute Maximum Specifications	36
5.2. Electrical Characteristics	37
6. 12-Bit ADC (ADC0)	47
6.1. Modes of Operation	48
6.1.1. Starting a Conversion	48
6.1.2. Tracking Modes	48
6.1.3. Timing	49
6.1.4. Burst Mode	50
6.2. Output Code Formatting	52
6.2.1. Settling Time Requirements	52
6.3. Selectable Ğain	53
6.3.1. Calculating the Gain Value	53
6.3.2. Setting the Gain Value	55
6.4. Programmable Window Detector	61
6.4.1. Window Detector In Single-Ended Mode	63
6.5. ADC0 Analog Multiplexer	65
6.6. Temperature Sensor	67
7. Voltage Reference	68
8. Comparators	70
8.1. Comparator Multiplexer	76
9. Voltage Regulator (REG0)	79
10. CIP-51 Microcontroller.	81
10.1. Performance	81
10.2. Instruction Set	83
10.2.1. Instruction and CPU Timing	83
10.3. CIP-51 Register Descriptions	87
10.4. Serial Number Special Function Registers (SFRs)	91
11. Memory Organization	92
11.1. Program Memory	92
11.1.1. MOVX Instruction and Program Memory	93
11.2. Data Memory	93
11.2.1. Internal RAM	93
12. Special Function Registers	95
12.1. SFR Paging	95





Figure 1.2. C8051F560-7 (32-pin) Block Diagram



#### Table 5.3. Port I/O DC Electrical Characteristics

 $V_{DD}$  = 1.8 to 2.75 V, –40 to +125 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
Output High Voltage	e I <sub>OH</sub> = −3 mA, Port I/O push-pull V				V
	I <sub>OH</sub> = −10 μA, Port I/O push-pull	V <sub>IO</sub> – 0.02	—	—	
	I <sub>OH</sub> = –10 mA, Port I/O push-pull	—	V <sub>IO</sub> – 0.7	—	
Output Low Voltage	V <sub>IO</sub> = 1.8 V:				
	Ι <sub>ΟL</sub> = 70 μΑ	—	—	50	
	I <sub>OL</sub> = 8.5 mA	—	—	750	
	V <sub>IO</sub> = 2.7 V:				
	I <sub>OL</sub> = 70 μA	—	—	45	mV
	I <sub>OL</sub> = 8.5 mA	—	—	550	
	V <sub>IO</sub> = 5.25 V:				
	I <sub>OL</sub> = 70 μA	—	—	40	
	I <sub>OL</sub> = 8.5 mA	—	—	400	
Input High Voltage	V <sub>REGIN</sub> = 5.25 V	0.7 x VIO	_		V
Input Low Voltage	V <sub>REGIN</sub> = 2.7 V	—		0.3 x VIO	V
	Weak Pullup Off	—		<u>+</u> 2	
	Weak Pullup On, $V_{IO} = 2.1 V$ ,				
	$V_{IN} = 0 V. V_{DD} = 1.8 V$		7	q	
Input Leakage				Ũ	
Current	Weak Pullup On, $v_{IO} = 2.6 v$ ,				μΑ
	$V_{IN} = 0 V, V_{DD} = 2.6 V$	—	17	22	
	Weak Pullup On, V <sub>IO</sub> = 5.0 V,				
	$V_{IN} = 0 V, V_{DD} = 2.6 V$	—	49	115	



#### **Table 5.4. Reset Electrical Characteristics**

-40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	VIO = 5 V; IOL = 70 µA			40	mV
RST Input High Voltage		0.7 x V <sub>IO</sub>		—	
RST Input Low Voltage		—		0.3 x V <sub>IO</sub>	
RST Input Pullup Current	RST = 0.0 V, VIO = 5 V		49	115	μA
V <sub>DD</sub> RST Threshold (V <sub>RST-LOW</sub> )		1.65	1.75	1.80	V
V <sub>DD</sub> RST Threshold (V <sub>RST-HIGH</sub> )		2.25	2.30	2.45	V
V <sub>REGIN</sub> Ramp Time for Power On	V <sub>REGIN</sub> Ramp 0–1.8 V	_	_	1	ms
	Time from last system clock rising edge to reset initiation				
Missing Clock Detector Timeout	V <sub>DD</sub> = 2.1 V	200	340	600	μs
	V <sub>DD</sub> = 2.5 V	200	250	600	
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	_	155	175	μs
Minimum RST Low Time to Generate a System Reset		6		_	μs
V <sub>DD</sub> Monitor Turn-on Time			60	100	μs
V <sub>DD</sub> Monitor Supply Current			1	2	μA

### **Table 5.5. Flash Electrical Characteristics**

 $V_{DD}$  = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units			
Elash Size	C8051F550-3, 'F560-3, 'F568-9, and 'F570-1	:	32768 <sup>1</sup>					
	C8051F554-7, 'F564-7, and 'F572-5			Dyteo				
Endurance		20 k	150 k	[	Erase/Write			
Retention	125 °C	10	í — '	[	Years			
Erase Cycle Time	25 MHz System Clock	28	30	45	ms			
Write Cycle Time	25 MHz System Clock	79	84	125	μs			
V <sub>DD</sub>	Write/Erase operations	V <sub>RST-HIGH</sub> <sup>2</sup>			V			
Temperature during	–I Devices	0		+125	°C			
tions	–A Devices	-40	'	+125	U			
<ol> <li>On the 32 kB Flash devices, 1024 bytes at addresses 0x7C00 to 0x7FFF are reserved.</li> <li>See Table 5.4 for the V<sub>PST-HIGH</sub> specification.</li> </ol>								



### Table 5.6. Internal High-Frequency Oscillator Electrical Characteristics

V<sub>DD</sub> = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified; Using factory-calibrated settings.

Parameter	Conditions	Min	Тур	Max	Units
Oscillator Frequency	IFCN = 111b; VDD $\geq$ VREGMIN <sup>1</sup>	24 – 0.5%	24 <sup>2</sup>	24 + 0.5%	MHz
	IFCN = 111b; VDD < VREGMIN <sup>1</sup>	24 – 1.0%	24 <sup>2</sup>	24 + 1.0%	
Oscillator Supply Current (from V <sub>DD</sub> )	Internal Oscillator On OSCICN[7:6] = 11b	_	880	1300	μA
Internal Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 1	Temp = 25 °C Temp = 85 °C Temp = 125 °C		67 90 130	_	
Wake-up Time From Suspend	OSCICN[7:6] = 00b	—	1	—	μs
Power Supply Sensitivity	Constant Temperature	—	0.11	—	%/V
Temperature Sensitivity <sup>3</sup>	Constant Supply TC <sub>1</sub> TC <sub>2</sub>		5.0 0.65		ppm/°C ppm/°C <sup>2</sup>
1 VREGMIN is the minimum	output of the voltage regulator for	r its low settin	REGO		= 0h See

 VREGMIN is the minimum output of the voltage regulator for its low setting (REG0CN: REG0MD = 0b). See Table 5.8, "Voltage Regulator Electrical Characteristics," on page 43.

2. This is the average frequency across the operating temperature range

3. Use temperature coefficients TC<sub>1</sub> and TC<sub>2</sub> to calculate the new internal oscillator frequency using the following equation:

 $f(T) = f0 x (1 + TC_1 x (T - T0) + TC_2 x (T - T0)^2)$ 

where f0 is the internal oscillator frequency at 25 °C and T0 is 25 °C.



Note that false rising edges and falling edges can be detected when the comparator is first powered on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed.

## SFR Definition 8.1. CPT0CN: Comparator0 Control

Bit	7	6	5	4	3	2	1	0
Name	CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP[1:0]		CP0HYN[1:0]	
Туре	R/W	R	R/W	R/W	R/W		R/W	
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x9A; SFR Page = 0x00

Bit	Name	Function
7	CP0EN	Comparator0 Enable Bit.
		0: Comparator0 Disabled.
		1: Comparator0 Enabled.
6	CP0OUT	Comparator0 Output State Flag.
		0: Voltage on CP0+ < CP0–.
		1: Voltage on CP0+ > CP0–.
5	CP0RIF	Comparator0 Rising-Edge Flag. Must be cleared by software.
		0: No Comparator0 Rising Edge has occurred since this flag was last cleared.
		1: Comparator0 Rising Edge has occurred.
4	CP0FIF	Comparator0 Falling-Edge Flag. Must be cleared by software.
		0: No Comparator0 Falling-Edge has occurred since this flag was last cleared.
		1: Comparator0 Falling-Edge has occurred.
3:2	CP0HYP[1:0]	Comparator0 Positive Hysteresis Control Bits.
		00: Positive Hysteresis Disabled.
		01: Positive Hysteresis = 5 mV.
		10: Positive Hysteresis = $10 \text{ mV}$ .
		11: Positive Hysteresis = 20 mV.
1:0	CP0HYN[1:0]	Comparator0 Negative Hysteresis Control Bits.
		00: Negative Hysteresis Disabled.
		01: Negative Hysteresis = 5 mV.
		10: Negative Hysteresis = $10 \text{ mV}$ .
		$11. \text{ inegative } \Box \text{ ysterests} = 20 \text{ fity.}$



# SFR Definition 10.6. PSW: Program Status Word

Bit	7	6	5	4	3	2	1	0			
Nam	e CY	AC	F0	RS	[1:0]	OV	F1	PARITY			
Туре	e R/W	R/W	R/W	R	/W	R/W	R/W	R			
Rese	et 0	0	0	0	0	0	0	0			
SFR /	FR Address = 0xD0; SFR Page = All Pages; Bit-Addressable										
Bit	Name	Function									
7	CY	Carry Flag.									
		This bit is set row (subtraction	when the las on). It is clea	st arithmetic ared to logic	operation re 0 by all othe	esulted in a cater arithmetic of the second se	arry (addition operations.	n) or a bor-			
6	AC	Auxiliary Car	ry Flag.								
		This bit is set borrow from (s metic operatio	This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.								
5	F0	User Flag 0.	User Flag 0.								
		This is a bit-ad	This is a bit-addressable, general purpose flag for use under software control.								
4:3	RS[1:0]	Register Ban	k Select.								
		These bits sel	ect which re	gister bank	is used durii	ng register ac	cesses.				
		00: Bank 0, A	ddresses 0x0	00-0x07							
		10: Bank 2. A	ddresses 0x	10-0x0F							
		11: Bank 3, Ad	ddresses 0x <sup>2</sup>	18-0x1F							
2	OV	Overflow Flag	g.								
		This bit is set	to 1 under th	ne following	circumstanc	es:					
		■ An ADD, A	DDC, or SU	BB instructi	on causes a	sign-change	overflow.				
		A MUL INST	ruction resu	its in an ove		is greater that	an 255).				
		The OV bit is	cleared to 0	bv the ADD	. ADDC. SU	BB. MUL. and	d DIV instru	ctions in all			
		other cases.		,	, ,	, ,					
1	F1	User Flag 1.									
		This is a bit-ad	ddressable,	general purp	bose flag for	use under so	oftware cont	rol.			
0	PARITY	Parity Flag.									
		This bit is set t if the sum is e	o logic 1 if th ven.	ne sum of th	e eight bits i	n the accumu	lator is odd a	and cleared			



# SFR Definition 12.1. SFR0CN: SFR Page Control

Bit	7	6	5	4	3	2	1	0
Name								SFRPGEN
Туре	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	1

#### SFR Address = 0x84; SFR Page = 0x0F

Bit	Name	Function
7:1	Unused	Read = 0000000b; Write = Don't Care
0	SFRPGEN	SFR Automatic Page Control Enable.
		Upon interrupt, the C8051 Core will vector to the specified interrupt service routine and automatically switch the SFR page to the corresponding peripheral or function's SFR page. This bit is used to control this autopaging function.
		0: SFR Automatic Paging disabled. The C8051 core will not automatically change to the appropriate SFR page (i.e., the SFR page that contains the SFRs for the peripheral/function that was the source of the interrupt).
		1: SFR Automatic Paging enabled. Upon interrupt, the C8051 will switch the SFR page to the page that contains the SFRs for the peripheral or function that is the source of the interrupt.



# SFR Definition 12.4. SFRLAST: SFR Last

Bit	7	6	5	4	3	2	1	0		
Name	SFRLAST[7:0]									
Туре		R/W								
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xA7; SFR Page = All Pages

Bit	Name	Function
7:0	SFRLAST[7:0]	SFR Page Stack Bits.
		This is the value that will go to the SFRNEXT register upon a return from inter- rupt.
		Write: Sets the SFR Page in the last entry of the SFR Stack. This will cause the SFRNEXT SFR to have this SFR page value upon a return from interrupt.
		Read: Returns the value of the SFR page contained in the last entry of the SFR stack.
		SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is the third entry. The SFR stack bytes may be used alter the context in the SFR Page Stack, and will not cause the stack to "push" or "pop". Only interrupts and return from interrupts cause pushes and pops of the SFR Page Stack.



### Table 13.1. Interrupt Summary

Interrupt Source	rupt Source Interrupt Priority Pending Flag Vector Order		Bit addressable?	Cleared by HW?	Enable Flag	Priority Control	
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	N	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
ADC0 Window Com- pare	0x0043	8	ADOWINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.1)	PWADC0 (EIP1.1)
ADC0 Conversion Complete	0x004B	9	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.2)	PADC0 (EIP1.2)
Programmable Counter Array	0x0053	10	CF (PCA0CN.7) CCFn (PCA0CN.n) COVF (PCA0PWM.6)	Y	N	EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator0	0x005B	11	CPOFIF (CPT0CN.4) CP0RIF (CPT0CN.5)	N	N	ECP0 (EIE1.4)	PCP0 (EIP1.4)
Comparator1	0x0063	12	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	N	N	ECP1 (EIE1.5)	PCP1 (EIP1.5)
Timer 3 Overflow	0x006B	13	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	N	N	ET3 (EIE1.6)	PT3 (EIP1.6)
LINO	0x0073	14	LIN0INT (LINST.3)	N	N*	ELIN0 (EIE1.7)	PLIN0 (EIP1.7)
Voltage Regulator Dropout	0x007B	15	N/A	N/A	N/A	EREG0 (EIE2.0)	PREG0 (EIP2.0)
CAN0	0x0083	16	CAN0INT (CAN0CN.7)	N	Y	ECAN0 (EIE2.1)	PCAN0 (EIP2.1)
Port Match	0x008B	17	None	N/A	N/A	EMAT (EIE2,2)	PMAT (EIP2.2)



## SFR Definition 13.1. IE: Interrupt Enable

	•	6	5	4	3	2	1	0
Name	EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA8; Bit-Addressable; SFR Page = All Pages

Bit	Name	Function
7	EA	<ul> <li>Enable All Interrupts.</li> <li>Globally enables/disables all interrupts. It overrides individual interrupt mask settings.</li> <li>0: Disable all interrupt sources.</li> <li>1: Enable each interrupt according to its individual mask setting.</li> </ul>
6	ESPI0	<ul> <li>Enable Serial Peripheral Interface (SPI0) Interrupt.</li> <li>This bit sets the masking of the SPI0 interrupts.</li> <li>0: Disable all SPI0 interrupts.</li> <li>1: Enable interrupt requests generated by SPI0.</li> </ul>
5	ET2	<ul> <li>Enable Timer 2 Interrupt.</li> <li>This bit sets the masking of the Timer 2 interrupt.</li> <li>0: Disable Timer 2 interrupt.</li> <li>1: Enable interrupt requests generated by the TF2L or TF2H flags.</li> </ul>
4	ES0	Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.
3	ET1	<ul> <li>Enable Timer 1 Interrupt.</li> <li>This bit sets the masking of the Timer 1 interrupt.</li> <li>0: Disable all Timer 1 interrupt.</li> <li>1: Enable interrupt requests generated by the TF1 flag.</li> </ul>
2	EX1	<ul> <li>Enable External Interrupt 1.</li> <li>This bit sets the masking of External Interrupt 1.</li> <li>0: Disable external interrupt 1.</li> <li>1: Enable interrupt requests generated by the INT1 input.</li> </ul>
1	ET0	<ul> <li>Enable Timer 0 Interrupt.</li> <li>This bit sets the masking of the Timer 0 interrupt.</li> <li>0: Disable all Timer 0 interrupt.</li> <li>1: Enable interrupt requests generated by the TF0 flag.</li> </ul>
0	EX0	<ul> <li>Enable External Interrupt 0.</li> <li>This bit sets the masking of External Interrupt 0.</li> <li>0: Disable external interrupt 0.</li> <li>1: Enable interrupt requests generated by the INTO input.</li> </ul>



Parameter	Description	Min*	Max*	Units					
T <sub>ACS</sub>	Address/Control Setup Time	0	3 x T <sub>SYSCLK</sub>	ns					
T <sub>ACW</sub>	Address/Control Pulse Width	1 x T <sub>SYSCLK</sub>	16 x T <sub>SYSCLK</sub>	ns					
T <sub>ACH</sub>	Address/Control Hold Time	0	3 x T <sub>SYSCLK</sub>	ns					
T <sub>ALEH</sub>	Address Latch Enable High Time	1 x T <sub>SYSCLK</sub>	4 x T <sub>SYSCLK</sub>	ns					
T <sub>ALEL</sub>	Address Latch Enable Low Time	1 x T <sub>SYSCLK</sub>	4 x T <sub>SYSCLK</sub>	ns					
T <sub>WDS</sub>	Write Data Setup Time	1 x T <sub>SYSCLK</sub>	19 x T <sub>SYSCLK</sub>	ns					
T <sub>WDH</sub>	Write Data Hold Time	0	3 x T <sub>SYSCLK</sub>	ns					
T <sub>RDS</sub>	Read Data Setup Time	20		ns					
T <sub>RDH</sub>	Read Data Hold Time	0		ns					
*Note: T <sub>SYSCLK</sub> is	*Note: T <sub>SYSCLK</sub> is equal to one period of the device system clock (SYSCLK).								

Table 17.2. AC Parameters for External Memory Interface

 $f = (KF)/(R \times V_{DD})$ 

### Equation 18.2. C Mode Oscillator Frequency

For example: Assume  $V_{DD}$  = 2.1 V and f = 75 kHz:

 $f = KF / (C \times VDD)$ 

0.075 MHz = KF / (C x 2.1)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 18.6 (OSCXCN) as KF = 7.7:

0.075 MHz = 7.7 / (C x 2.1)

C x 2.1 = 7.7 / 0.075 MHz

C = 102.6 / 2.0 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.



$$multiplier = \frac{20000}{baud_rate} - 1$$

$$prescaler = ln \left[ \frac{SYSCLK}{(multiplier + 1) \times baud_rate \times 200} \right] \times \frac{1}{ln2} - 1$$

$$divider = \frac{SYSCLK}{(2^{(prescaler + 1)} \times (multiplier + 1) \times baud_rate)}$$

In all of these equations, the results must be rounded down to the nearest integer.

The following example shows the steps for calculating the baud rate values for a Master node running at 24 MHz and communicating at 19200 bits/sec. First, calculate the multiplier:

multiplier = 
$$\frac{20000}{19200} - 1 = 0.0417 \cong 0$$

Next, calculate the prescaler:

prescaler = 
$$\ln \frac{24000000}{(0+1) \times 19200 \times 200} \times \frac{1}{\ln 2} - 1 = 1.644 \cong 1$$

Finally, calculate the divider:

divider = 
$$\frac{24000000}{2^{(1+1)} \times (0+1) \times 19200}$$
 = 312.5  $\cong$  312

These values lead to the following baud rate:

baud\_rate = 
$$\frac{24000000}{2^{(1+1)} \times (0+1) \times 312} \cong 19230.77$$

The following code programs the interface in Master mode, using the Enhanced Checksum and enables the interface to operate at 19230 bits/sec using a 24 MHz system clock.

LINOCF =	= 0x80;	// Activate the interface
LINUCF  =	= 0x40;	// Set the node as a Master
LINOADR =	= 0x0D;	// Point to the LINOMUL register
// Initial	lize the register (prescaler, m	nultiplier and bit 8 of divider)
LINODAT =	= (0x01 << 6) + (0x00 << 1)	) + ( ( 0x138 & 0x0100 ) >> 8 );
LIN0ADR	= 0x0C;	// Point to the LINODIV register
LINODAT	= (unsigned char)_0x138;	// Initialize LINODIV
LINOADR	= 0x0B;	// Point to the LINOSIZE register
LINODAT	= 0x80;	// Initialize the checksum as Enhanced
LINOADR	= 0x08;	// Point to LIN0CTRL register
LIN0DAT	= 0x0C;	// Reset any error and the interrupt

Table 20.2 includes the configuration values required for the typical system clocks and baud rates:



SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

 Table 22.1. SMBus Clock Source Selection

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 22.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "25. Timers" on page 259.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

#### Equation 22.1. Minimum SCL High and Low Times

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 22.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 22.2.

BitRate = 
$$\frac{f_{ClockSourceOverflow}}{3}$$

#### Equation 22.2. Typical SMBus Bit Rate

Figure 22.4 shows the typical SCL generation described by Equation 22.2. Notice that  $T_{HIGH}$  is typically twice as large as  $T_{LOW}$ . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 22.1.



Figure 22.4. Typical SMBus SCL Generation



## 24.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 24.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 24.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 24.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.









## SFR Definition 25.11. TMR2L: Timer 2 Low Byte

Bit	7	6	5	4	3	2	1	0	
Name	TMR2L[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0xCC; SFR Page = 0x00

Bit	Name	Function
7:0	TMR2L[7:0]	Timer 2 Low Byte.
		In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value.

## SFR Definition 25.12. TMR2H Timer 2 High Byte

Bit	7	6	5	4	3	2	1	0	
Name	TMR2H[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0xCD; SFR Page = 0x00

Bit	Name	Function
7:0	TMR2H[7:0]	Timer 2 High Byte.
		In 16-bit mode, the TMR2H register contains the high byte of the 16-bit Timer 2. In 8- bit mode, TMR2H contains the 8-bit high byte timer value.



## SFR Definition 26.4. PCA0CPMn: PCA Capture/Compare Mode

Bit	7	6	5	4	3	2	1	0
Name	PWM16n	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Addresses: PCA0CPM0 = 0xDA, PCA0CPM1 = 0xDB, PCA0CPM2 = 0xDC; PCA0CPM3 = 0xDD, PCA0CPM4 = 0xDE, PCA0CPM5 = 0xDF, SFR Page (all registers) = 0x00

Bit	Name	Function
7	PWM16n	16-bit Pulse Width Modulation Enable.
		This bit enables 16-bit mode when Pulse Width Modulation mode is enabled.
		0: 8 to 11-bit PWM selected.
		1: 16-bit PWM selected.
6	ECOMn	Comparator Function Enable.
		This bit enables the comparator function for PCA module n when set to 1.
5	CAPPn	Capture Positive Function Enable.
		This bit enables the positive edge capture for PCA module n when set to 1.
4	CAPNn	Capture Negative Function Enable.
		This bit enables the negative edge capture for PCA module n when set to 1.
3	MATn	Match Function Enable.
		This bit enables the match function for PCA module n when set to 1. When enabled,
		matches of the PCA counter with a module's capture/compare register cause the CCFn
2	TOGn	Toggle Function Enable.
		This bit enables the toggle function for PCA module n when set to 1. When enabled,
		level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module oper-
		ates in Frequency Output Mode.
1	PWMn	Pulse Width Modulation Mode Enable.
		This bit enables the PWM function for PCA module n when set to 1. When enabled, a
		pulse width modulated signal is output on the CEXn pin. 8 to 11-bit PWM is used if
		PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is
0	FOOF	Conture/Compare Flog Interrupt Enchle
0	ECCEN	Capture/Compare Flag Interrupt Enable.
		0: Disable CCEn interrupts
		1: Enable a Capture/Compare Flag interrupt request when CCEn is set.
Note:	When the W	VDTF bit is set to 1, the PCA0CPM5 register cannot be modified, and module 5 acts as the
	watchdog ti	mer. To change the contents of the PCA0CPM5 register or the function of module 5, the Watchdog
Timer must be disabled.		





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com