



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | SMBus (2-Wire/I ² C), SPI, UART/USART |
| Peripherals | POR, PWM, Temp Sensor, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.25V |
| Data Converters | A/D 25x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f563-iq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C8051F55x/56x/57x



Figure 1.2. C8051F560-7 (32-pin) Block Diagram



Table 5.9. ADC0 Electrical Characteristics

VDDA = 1.8 to 2.75 V, -40 to +125 °C, VREF = 1.5 V (REFSL=0) unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|--|------------------------------------|--------------|------------|-----------------|--------|
| DC Accuracy | L | -1 | L | ı | |
| Resolution | | Τ | 12 | | bits |
| Integral Nonlinearity | | — | ±0.5 | <u>+</u> 3 | LSB |
| Differential Nonlinearity | Guaranteed Monotonic | <u> </u> | ±0.5 | ±1 | LSB |
| Offset Error ¹ | | -10 | 3.0 | 10 | LSB |
| Full Scale Error | | -20 | 5.7 | 20 | LSB |
| Offset Temperature Coefficient | | <u> </u> | 7.7 | | ppm/°C |
| Dynamic performance (10 kHz s | ine-wave single-ended input | t, 1 dB b | elow Full | Scale, 200 | ksps) |
| Signal-to-Noise Plus Distortion | | 63 | 65 | — | dB |
| Total Harmonic Distortion | Up to the 5th harmonic; | — | 80 | | dB |
| Spurious-Free Dynamic Range | | — | -82 | | dB |
| Conversion Rate | | _ | <u></u> | <u>.</u> | |
| SAR Conversion Clock | | <u> </u> | — | 3.6 | MHz |
| Conversion Time in SAR Clocks ² | | 13 | — | | clocks |
| T | VDDA <u>≥</u> 2.0 V | 1.5 | — | | μs |
| Track/Hold Acquisition Time | VDDA < 2.0 V | 3.5 | _ | _ | I |
| Throughput Rate ⁴ | VDDA <u>></u> 2.0 V | T — | — | 200 | ksps |
| Analog Inputs | L | -1 | L | ı | |
| | gain = 1.0 (default) | 0 | — | VREF | V |
| ADC Input Voltage Range ^v | gain = n | 0 | | VREF / n | I |
| Absolute Pin Voltage with respect to GND | | 0 | — | V _{IO} | V |
| Sampling Capacitance | | + | 31 | | pF |
| Input Multiplexer Impedance | | <u> </u> | 3 | | kΩ |
| Power Specifications | | _ | | · | |
| Power Supply Current (VDDA supplied to ADC0) | Operating Mode, 200 ksps | <u> </u> | 1100 | 1500 | μA |
| Burst Mode (Idle) | | <u> </u> | 1100 | 1500 | μA |
| Power-On Time | | 5 | — | | μs |
| Power Supply Rejection | | <u> </u> | -60 | | mV/V |
| Notes: 1. Represents one standard devia calibration. | ation from the mean. Offset and fu | ull-scale er | ror can be | removed thro | ough |

2. An additional 2 FCLK cycles are required to start and complete a conversion

3. Additional tracking time may be required depending on the output impedance connected to the ADC input. See Section "6.2.1. Settling Time Requirements" on page 52.

- 4. An increase in tracking time will decrease the ADC throughput.
- 5. See Section "6.3. Selectable Gain" on page 53 for more information about the setting the gain.



6. 12-Bit ADC (ADC0)

The ADC0 on the C8051F55x/56x/57x consists of an analog multiplexer (AMUX0) with 33, 25, or 18 total input selections and a 200 ksps, 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold, programmable window detector, programmable attenuation (1:2), and hardware accumulator. The ADC0 subsystem has a special Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shows in Figure 6.1. ADC0 inputs are single-ended and may be configured to measure P0.0-P3.7, the Temperature Sensor output, V_{DD} , or GND with respect to GND. The voltage reference for ADC0 is selected as described in Section "6.6. Temperature Sensor" on page 67. ADC0 is enabled when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1, or when performing conversions in Burst Mode. ADC0 is in low power shutdown when AD0EN is logic 0 and no Burst Mode conversions are taking place.



Figure 6.1. ADC0 Functional Block Diagram



Note that false rising edges and falling edges can be detected when the comparator is first powered on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed.

SFR Definition 8.1. CPT0CN: Comparator0 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|--------|--------|--------|------|---------|------|---------|
| Name | CP0EN | CP0OUT | CP0RIF | CP0FIF | CP0H | /P[1:0] | CP0H | /N[1:0] |
| Туре | R/W | R | R/W | R/W | R/W | | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x9A; SFR Page = 0x00

| Bit | Name | Function | | | |
|-----|-------------|---|--|--|--|
| 7 | CP0EN | Comparator0 Enable Bit. | | | |
| | | 0: Comparator0 Disabled. | | | |
| | | 1: Comparator0 Enabled. | | | |
| 6 | CP0OUT | Comparator0 Output State Flag. | | | |
| | | 0: Voltage on CP0+ < CP0–. | | | |
| | | 1: Voltage on CP0+ > CP0–. | | | |
| 5 | CP0RIF | omparator0 Rising-Edge Flag. Must be cleared by software. | | | |
| | | 0: No Comparator0 Rising Edge has occurred since this flag was last cleared. | | | |
| | | 1: Comparator0 Rising Edge has occurred. | | | |
| 4 | CP0FIF | Comparator0 Falling-Edge Flag. Must be cleared by software. | | | |
| | | 0: No Comparator0 Falling-Edge has occurred since this flag was last cleared. | | | |
| | | 1: Comparator0 Falling-Edge has occurred. | | | |
| 3:2 | CP0HYP[1:0] | Comparator0 Positive Hysteresis Control Bits. | | | |
| | | 00: Positive Hysteresis Disabled. | | | |
| | | 01: Positive Hysteresis = 5 mV. | | | |
| | | 10: Positive Hysteresis = 10 mV . | | | |
| | | 11: Positive Hysteresis = 20 mV. | | | |
| 1:0 | CP0HYN[1:0] | Comparator0 Negative Hysteresis Control Bits. | | | |
| | | 00: Negative Hysteresis Disabled. | | | |
| | | 01: Negative Hysteresis = 5 mV. | | | |
| | | 10: Negative Hysteresis = 10 mV . | | | |
| | | $11. \text{ inegative } \Box \text{ ysterests} = 20 \text{ fity.}$ | | | |



Table 10.1. CIP-51 Instruction Set Summary

| Mnemonic | Description | Bytes | Clock Cycles |
|--|--|------------------|-----------------|
| Arithmetic Operations | 1 | I | -1 |
| ADD A, Rn | Add register to A | 1 | 1 |
| ADD A, direct | Add direct byte to A | 2 | 2 |
| ADD A, @Ri | Add indirect RAM to A | 1 | 2 |
| ADD A, #data | Add immediate to A | 2 | 2 |
| ADDC A, Rn | Add register to A with carry | 1 | 1 |
| ADDC A, direct | Add direct byte to A with carry | 2 | 2 |
| ADDC A, @Ri | Add indirect RAM to A with carry | 1 | 2 |
| ADDC A, #data | Add immediate to A with carry | 2 | 2 |
| SUBB A, Rn | Subtract register from A with borrow | 1 | 1 |
| SUBB A, direct | Subtract direct byte from A with borrow | 2 | 2 |
| SUBB A, @Ri | Subtract indirect RAM from A with borrow | 1 | 2 |
| SUBB A, #data | Subtract immediate from A with borrow | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| INC Rn | Increment register | 1 | 1 |
| INC direct | Increment direct byte | 2 | 2 |
| INC @Ri | Increment indirect RAM | 1 | 2 |
| DEC A | Decrement A | 1 | 1 |
| DEC Rn | Decrement register | 1 | 1 |
| DEC direct | Decrement direct byte | 2 | 2 |
| DEC @Ri | Decrement indirect RAM | 1 | 2 |
| INC DPTR | Increment Data Pointer | 1 | 1 |
| MUL AB | Multiply A and B | 1 | 4 |
| DIV AB | Divide A by B | 1 | 8 |
| DA A | Decimal adjust A | 1 | 1 |
| Logical Operations | | | |
| ANL A, Rn | AND Register to A | 1 | 1 |
| ANL A, direct | AND direct byte to A | 2 | 2 |
| ANL A, @Ri | AND indirect RAM to A | 1 | 2 |
| ANL A, #data | AND immediate to A | 2 | 2 |
| ANL direct, A | AND A to direct byte | 2 | 2 |
| ANL direct, #data | AND immediate to direct byte | 3 | 3 |
| ORL A, Rn | OR Register to A | 1 | 1 |
| ORL A, direct | OR direct byte to A | 2 | 2 |
| ORL A, @Ri | OR indirect RAM to A | 1 | 2 |
| ORL A, #data | OR immediate to A | 2 | 2 |
| ORL direct, A | OR A to direct byte | 2 | 2 |
| ORL direct, #data | OR immediate to direct byte | 3 | 3 |
| XRL A, Rn | Exclusive-OR Register to A | 1 | 1 |
| XRL A, direct | Exclusive-OR direct byte to A | 2 | 2 |
| XRL A, @Ri | Exclusive-OR indirect RAM to A | 1 | 2 |
| Note: Certain instructions take the FLRT setting (SFR | e a variable number of clock cycles to execute depending Definition 14.3). | on instruction a | alignment and |



C8051F55x/56x/57x

Table 12.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

| Register | Address | Description | | | | |
|----------|---------|-----------------------------------|-----|--|--|--|
| PCA0CPH1 | 0xEA | PCA Capture 1 High | | | | |
| PCA0CPH2 | 0xEC | PCA Capture 2 High | 299 | | | |
| PCA0CPH3 | 0xEE | PCA Capture 3 High | 299 | | | |
| PCA0CPH4 | 0xFE | PCA Capture 4 High | 299 | | | |
| PCA0CPH5 | 0xCF | PCA Capture 5 High | 299 | | | |
| PCA0CPL0 | 0xFB | PCA Capture 0 Low | | | | |
| PCA0CPL1 | 0xE9 | PCA Capture 1 Low | | | | |
| PCA0CPL2 | 0xEB | PCA Capture 2 Low | 299 | | | |
| PCA0CPL3 | 0xED | PCA Capture 3 Low | 299 | | | |
| PCA0CPL4 | 0xFD | PCA Capture 4 Low | 299 | | | |
| PCA0CPL5 | 0xCE | PCA Capture 5 Low | 299 | | | |
| PCA0CPM0 | 0xDA | PCA Module 0 Mode Register | 297 | | | |
| PCA0CPM1 | 0xDB | PCA Module 1 Mode Register | 297 | | | |
| PCA0CPM2 | 0xDC | PCA Module 2 Mode Register | 297 | | | |
| PCA0CPM3 | 0xDD | PCA Module 3 Mode Register | 297 | | | |
| PCA0CPM4 | 0xDE | PCA Module 4 Mode Register | 297 | | | |
| PCA0CPM5 | 0xDF | PCA Module 5 Mode Register | | | | |
| PCA0H | 0xFA | PCA Counter High | | | | |
| PCA0L | 0xF9 | PCA Counter Low | | | | |
| PCA0MD | 0xD9 | PCA Mode | | | | |
| PCA0PWM | 0xD9 | PCA PWM Configuration | 296 | | | |
| PCON | 0x87 | Power Control | 137 | | | |
| PSCTL | 0x8F | Program Store R/W Control | 131 | | | |
| PSW | 0xD0 | Program Status Word | 90 | | | |
| REF0CN | 0xD1 | Voltage Reference Control | 69 | | | |
| REG0CN | 0xC9 | Voltage Regulator Control | 80 | | | |
| RSTSRC | 0xEF | Reset Source Configuration/Status | 143 | | | |
| SBCON0 | 0xAB | UART0 Baud Rate Generator Control | 244 | | | |
| SBRLH0 | 0xAD | UART0 Baud Rate Reload High Byte | 245 | | | |
| SBRLL0 | 0xAC | UART0 Baud Rate Reload Low Byte | 245 | | | |
| SBUF0 | 0x99 | UART0 Data Buffer | 244 | | | |
| SCON0 | 0x98 | UART0 Control | 241 | | | |
| SFR0CN | 0x84 | SFR Page Control | 102 | | | |
| SFRLAST | 0x86 | SFR Stack Last Page | 105 | | | |
| SFRNEXT | 0x85 | SFR Stack Next Page | 104 | | | |
| SFRPAGE | 0xA7 | SFR Page Select | 103 | | | |



SFR Definition 13.3. EIE1: Extended Interrupt Enable 1

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-----|------|------|-------|-------|--------|-------|
| Name | ELIN0 | ET3 | ECP1 | ECP0 | EPCA0 | EADC0 | EWADC0 | ESMB0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xE6; SFR Page = All Pages

| Bit | Name | Function | | | | | |
|-----|--------|---|--|--|--|--|--|
| 7 | ELIN0 | Enable LIN0 Interrupt. This bit sets the masking of the LIN0 interrupt. 0: Disable LIN0 interrupts. 1: Enable interrupt requests generated by the LIN0INT flag. | | | | | |
| 6 | ET3 | Enable Timer 3 Interrupt. This bit sets the masking of the Timer 3 interrupt. 0: Disable Timer 3 interrupts. 1: Enable interrupt requests generated by the TF3L or TF3H flags. | | | | | |
| 5 | ECP1 | Enable Comparator1 (CP1) Interrupt. This bit sets the masking of the CP1 interrupt. 0: Disable CP1 interrupts. 1: Enable interrupt requests generated by the CP1RIF or CP1FIF flags. | | | | | |
| 4 | ECP0 | Enable Comparator0 (CP0) Interrupt. This bit sets the masking of the CP0 interrupt. 0: Disable CP0 interrupts. 1: Enable interrupt requests generated by the CP0RIF or CP0FIF flags. | | | | | |
| 3 | EPCA0 | Enable Programmable Counter Array (PCA0) Interrupt. This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0. | | | | | |
| 2 | EADC0 | Enable ADC0 Conversion Complete Interrupt. This bit sets the masking of the ADC0 Conversion Complete interrupt. 0: Disable ADC0 Conversion Complete interrupt. 1: Enable interrupt requests generated by the AD0INT flag. | | | | | |
| 1 | EWADC0 | Enable Window Comparison ADC0 Interrupt. This bit sets the masking of ADC0 Window Comparison interrupt. 0: Disable ADC0 Window Comparison interrupt. 1: Enable interrupt requests generated by ADC0 Window Compare flag (AD0WINT). | | | | | |
| 0 | ESMB0 | Enable SMBus (SMB0) Interrupt. This bit sets the masking of the SMB0 interrupt. 0: Disable all SMB0 interrupts. 1: Enable interrupt requests generated by SMB0. | | | | | |



SFR Definition 13.5. EIE2: Extended Interrupt Enable 2

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|---|---|------|-------|-------|
| Name | | | | | | EMAT | ECAN0 | EREG0 |
| Туре | R | R | R | R | R | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xE7; SFR Page = All Pages

| Bit | Name | Function | | | | |
|-----|--------|---|--|--|--|--|
| 7:3 | Unused | Read = 00000b; Write = Don't Care. | | | | |
| 2 | EMAT | Enable Port Match Interrupt. | | | | |
| | | This bit sets the masking of the Port Match interrupt. | | | | |
| | | 0: Disable all Port Match interrupts. | | | | |
| | | 1: Enable interrupt requests generated by a Port Match | | | | |
| 1 | ECAN0 | Enable CAN0 Interrupts. | | | | |
| | | This bit sets the masking of the CAN0 interrupt. | | | | |
| | | 0: Disable all CAN0 interrupts. | | | | |
| | | 1: Enable interrupt requests generated by CAN0. | | | | |
| 0 | EREG0 | Enable Voltage Regulator Dropout Interrupt. | | | | |
| | | This bit sets the masking of the Voltage Regulator Dropout interrupt. | | | | |
| | | 0: Disable the Voltage Regulator Dropout interrupt. | | | | |
| | | 1: Enable the Voltage Regulator Dropout interrupt. | | | | |



14.4. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modifying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

The following guidelines are recommended for any system which contains routines which write or erase Flash from code.

14.4.1. V_{DD} Maintenance and the V_{DD} monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- Make certain that the minimum VREGIN rise time specification of 1 ms is met. If the system cannot
 meet this rise time specification, then add an external V_{DD} brownout circuit to the RST<u>pin</u> of the device
 that holds the device in reset until V_{DD} reaches the minimum threshold and re-asserts RST if V_{DD} drops
 below the minimum threshold.
- 3. Enable the on-chip V_{DD} monitor in the high setting and enable the V_{DD} monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For C-based systems, this will involve modifying the startup code added by the C compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} monitor in the high setting and enabling the V_{DD} monitor as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the V_{DD} monitor in the high setting and enable the V_{DD} monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} monitor enable instructions should be placed just after the instruction to set PSWE to a 1, but before the Flash write or erase operation instruction.
- **Note:** The output of the internal voltage regulator is calibrated by the MCU immediately after any reset event. The output of the un-calibrated internal regulator could be below the high threshold setting of the V_{DD} Monitor. If this is the case and the V_{DD} Monitor is set to the high threshold setting and if the MCU receives a non-power on reset (POR), the MCU will remain in reset until a POR occurs (i.e., V_{DD} Monitor will keep the device in reset). A POR will force the V_{DD} Monitor to the low threshold setting which is guaranteed to be below the un-calibrated output of the internal regulator. The device will then exit reset and resume normal operation. It is for this reason Silicon Labs strongly recommends that the V_{DD} Monitor is always left in the low threshold setting (i.e. default value upon POR). When programming the Flash in-system, the V_{DD} Monitor is set to the high threshold setting should be minimized (e.g., setting the V_{DD} Monitor to the high threshold setting just before the Flash write operation and then changing it back to the low threshold setting immediately after the Flash write operation).
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a 1. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.



17.5.3. Split Mode with Bank Select

When EMI0CF[3:2] are set to 10, the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the internal XRAM size boundary will access on-chip XRAM space.
- Effective addresses above the internal XRAM size boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.5.4. External Only

When EMI0CF[3:2] are set to 11, all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the internal XRAM size boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, RD and WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 17.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for RD or WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for RD or WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset. Table 17.2 lists the ac parameters for the External Memory Interface, and Figure 17.3 through Figure 17.5 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



17.6.1. Multiplexed Mode 17.6.1.1. 16-bit MOVX: EMI0CF[4:2] = 001, 010, or 011



Figure 17.3. Multiplexed 16-bit MOVX Timing



SFR Definition 18.2. OSCICN: Internal Oscillator Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---------|---------|-------|----------|-----|-----------|---|
| Name | IOSCE | EN[1:0] | SUSPEND | IFRDY | Reserved | | IFCN[2:0] | |
| Туре | R/W | R/W | R/W | R | R | R/W | | |
| Reset | 1 | 1 | 0 | Х | 0 | 0 | 0 | 0 |

SFR Address = 0xA1; SFR Page = 0x0F

| Bit | Name | Function | | | | | |
|-----|-------------|---|--|--|--|--|--|
| 7:6 | IOSCEN[1:0] | Internal Oscillator Enable Bits. | | | | | |
| | | 00: Oscillator Disabled. | | | | | |
| | | 01: Reserved. | | | | | |
| | | 10: Reserved. | | | | | |
| | | 11: Oscillator enabled in normal mode and disabled in suspend mode. | | | | | |
| 5 | SUSPEND | nternal Oscillator Suspend Enable Bit. | | | | | |
| | | Setting this bit to logic 1 places the internal oscillator in SUSPEND mode. The inter- nal oscillator resumes operation when one of the SUSPEND mode awakening events occurs. | | | | | |
| | | Before entering suspend mode, firmware must set the ZTCEN bit in REF0CN. | | | | | |
| 4 | IFRDY | Internal Oscillator Frequency Ready Flag. | | | | | |
| | | Note: This flag may not accurately reflect the state of the oscillator. Firmware should not use this flag to determine if the oscillator is running. | | | | | |
| | | 0: Internal oscillator is not running at programmed frequency. | | | | | |
| | | 1: Internal oscillator is running at programmed frequency. | | | | | |
| 3 | Reserved | Read = 0b; Must Write = 0b. | | | | | |
| 2:0 | IFCN[2:0] | Internal Oscillator Frequency Divider Control Bits. | | | | | |
| | | 000: SYSCLK derived from Internal Oscillator divided by 128. | | | | | |
| | | 001: SYSCLK derived from Internal Oscillator divided by 64. | | | | | |
| | | 010: SYSCLK derived from Internal Oscillator divided by 32. | | | | | |
| | | 011: SYSCLK derived from Internal Oscillator divided by 16. | | | | | |
| | | 100: SYSCLK derived from Internal Oscillator divided by 8. | | | | | |
| | | 101: SYSULK derived from Internal Oscillator divided by 4. | | | | | |
| | | 111: SYSCLK derived from Internal Oscillator divided by 1. | | | | | |



18.4.1. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 18.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 18.6 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b and a 32.768 kHz Watch Crystal requires an XFCN setting of 001b. After an external 32.768 kHz oscillator is stabilized, the XFCN setting can be switched to 000 to save power. It is recommended to enable the missing clock detector before switching the system clock to any external oscillator source.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- 1. Force XTAL1 and XTAL2 to a high state. This involves enabling the Crossbar and writing 1 to the port pins associated with XTAL1 and XTAL2.
- 2. Configure XTAL1 and XTAL2 as analog inputs using.
- 3. Enable the external oscillator.
- 4. Wait at least 1 ms.
- 5. Poll for XTLVLD => 1.
- 6. Enable the Missing Clock Detector.
- 7. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

Note: The desired load capacitance depends upon the crystal and the manufacturer. Refer to the crystal data sheet when completing these calculations.

For example, a tuning-fork crystal of 32.768 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 18.1, Option 1. The total value of the capacitors and the stray capacitance of the XTAL pins should equal 25 pF. With a stray capacitance of 3 pF per pin, the 22 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 18.3.



19.6. Special Function Registers for Accessing and Configuring Port I/O

All Port I/O are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable, except for P4 which is only byte addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the latch register (not the pin) is read, modified, and written back to the SFR.

Ports 0–3 have a corresponding PnSKIP register which allows its individual Port pins to be assigned to digital functions or skipped by the Crossbar. All Port pins used for analog functions, GPIO, or dedicated digital functions such as the EMIF should have their PnSKIP bit set to 1.

The Port input mode of the I/O pins is defined using the Port Input Mode registers (PnMDIN). Each Port cell can be configured for analog or digital I/O. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is P4, which can only be used for digital I/O.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings.

SFR Definition 19.12. P0: Port 0

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|---------|-----|---|---|---|---|---|---|--|--|--|
| Name | P0[7:0] | | | | | | | | | | |
| Туре | | R/W | | | | | | | | | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | |

SFR Address = 0x80; SFR Page = All Pages; Bit-Addressable

| Bit | Name | Description | Write | Read |
|-----|---------|---|---|---|
| 7:0 | P0[7:0] | Port 0 Data. Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O. | 0: Set output latch to logic LOW. 1: Set output latch to logic HIGH. | 0: P0.n Port pin is logic LOW. 1: P0.n Port pin is logic HIGH. |



SFR Definition 21.1. CAN0CFG: CAN Clock Configuration

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|--------|--------|--------|--------|--------|-------------|---|
| Name | Unused | Unused | Unused | Unused | Unused | Unused | SYSDIV[1:0] | |
| Туре | R | R | R | R | R | R | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x92; SFR Page = 0x0C

| Bit | Name | Function |
|-----|-------------|---|
| 7:2 | Unused | Read = 000000b; Write = Don't Care. |
| 1:0 | SYSDIV[1:0] | CAN System Clock Divider Bits. |
| | | The CAN controller clock is derived from the CIP-51 system clock. The CAN control- ler clock must be less than or equal to 25 MHz. 00: CAN controller clock = System Clock/1. 01: CAN controller clock = System Clock/2. 10: CAN controller clock = System Clock/4. 11: CAN controller clock = System Clock/8. |



22.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 22.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER indicates whether a device is the master or slave during the current transfer. TXMODE indicates whether the device is transmitting or receiving data for the current byte.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received during the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 22.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.



SFR Definition 22.2. SMB0CN: SMBus Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|--------|-----|-----|-------|---------|-----|-----|
| Name | MASTER | TXMODE | STA | STO | ACKRQ | ARBLOST | ACK | SI |
| Туре | R | R | R/W | R/W | R | R | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xC0; Bit-Addressable; SFR Page =0x00

| Bit | Name | Description | Read | Write |
|-----|---------|--|--|--|
| 7 | MASTER | SMBus Master/Slave Indicator. This read-only bit indicates when the SMBus is operating as a master. | 0: SMBus operating in slave mode. 1: SMBus operating in master mode. | N/A |
| 6 | TXMODE | SMBus Transmit Mode Indicator. This read-only bit indicates when the SMBus is operating as a transmitter. | 0: SMBus in Receiver Mode. 1: SMBus in Transmitter Mode. | N/A |
| 5 | STA | SMBus Start Flag. | 0: No Start or repeated Start detected. 1: Start or repeated Start detected. | 0: No Start generated. 1: When Configured as a Master, initiates a START or repeated START. |
| 4 | STO | SMBus Stop Flag. | 0: No Stop condition detected. 1: Stop condition detected (if in Slave Mode) or pend- ing (if in Master Mode). | 0: No STOP condition is transmitted. 1: When configured as a Master, causes a STOP condition to be transmit- ted after the next ACK cycle. Cleared by Hardware. |
| 3 | ACKRQ | SMBus Acknowledge Request. | 0: No Ack requested 1: ACK requested | N/A |
| 2 | ARBLOST | SMBus Arbitration Lost Indicator. | 0: No arbitration error. 1: Arbitration Lost | N/A |
| 1 | ACK | SMBus Acknowledge. | 0: NACK received. 1: ACK received. | 0: Send NACK 1: Send ACK |
| 0 | SI | SMBus Interrupt Flag. This bit is set by hardware under the conditions listed in Table 15.3. SI must be cleared by software. While SI is set, SCL is held low and the SMBus is stalled. | 0: No interrupt pending 1: Interrupt Pending | 0: Clear interrupt, and initiate next state machine event.1: Force interrupt. |



24.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 24.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 24.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 24.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



SFR Definition 25.13. TMR3CN: Timer 3 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|--------|--------|---------|-----|---|--------|
| Name | TF3H | TF3L | TF3LEN | TF3CEN | T3SPLIT | TR3 | | T3XCLK |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x91;SFR Page = 0x00

| Bit | Name | Function |
|-----|---------|---|
| 7 | TF3H | Timer 3 High Byte Overflow Flag. Set by hardware when the Timer 3 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 3 overflows from 0xFFFF to 0x0000. When the Timer 3 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 3 interrupt service routine. This bit is not automatically cleared by hardware. |
| 6 | TF3L | Timer 3 Low Byte Overflow Flag. Set by hardware when the Timer 3 low byte overflows from 0xFF to 0x00. TF3L will be set when the low byte overflows regardless of the Timer 3 mode. This bit is not automatically cleared by hardware. |
| 5 | TF3LEN | Timer 3 Low Byte Interrupt Enable. When set to 1, this bit enables Timer 3 Low Byte interrupts. If Timer 3 interrupts are also enabled, an interrupt will be generated when the low byte of Timer 3 overflows. |
| 4 | TF3CEN | Timer 3 Capture Mode Enable.0: Timer 3 Capture Mode is disabled.1: Timer 3 Capture Mode is enabled. |
| 3 | T3SPLIT | Timer 3 Split Mode Enable.When this bit is set, Timer 3 operates as two 8-bit timers with auto-reload.0: Timer 3 operates in 16-bit auto-reload mode.1: Timer 3 operates as two 8-bit auto-reload timers. |
| 2 | TR3 | Timer 3 Run Control. Timer 3 is enabled by setting this bit to 1. In 8-bit mode, this bit enables/disables TMR3H only; TMR3L is always enabled in split mode. |
| 1 | Unused | Read = 0b; Write = Don't Care |
| 0 | T3XCLK | Timer 3 External Clock Select. This bit selects the external clock source for Timer 3. If Timer 3 is in 8-bit mode, this bit selects the external oscillator clock source for both timer bytes. However, the Timer 3 Clock Select bits (T3MH and T3ML in register CKCON) may still be used to select between the external clock and the system clock for either timer. 0: Timer 3 clock is the system clock divided by 12. 1: Timer 3 clock is the external clock divided by 8 (synchronized with SYSCLK). |



SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|-------------------------------------|---------------|---|----|---|---|---|---|--|
| Nam | e | TMR3RLL[7:0] | | | | | | | |
| Туре | • | | | R/ | W | | | | |
| Rese | et 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR A | SFR Address = 0x92; SFR Page = 0x00 | | | | | | | | |
| Bit | Name | Name Function | | | | | | | |

| ы | Name | T unction |
|-----|--------------|---|
| 7:0 | TMR3RLL[7:0] | Timer 3 Reload Register Low Byte. |
| | | TMR3RLL holds the low byte of the reload value for Timer 3. |

SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|------------------|-------------|------------------------------------|----------------|--------------|--------------|------|---|--|
| Nam | ame TMR3RLH[7:0] | | | | | | | | |
| Тур | R/W | | | | | | | | |
| Rese | et 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR / | Address = 0x93 | ; SFR Page | = 0x00 | | | | | | |
| Bit | Name | | Function | | | | | | |
| 7:0 | TMR3RLH[7:0] |] Timer 3 F | Timer 3 Reload Register High Byte. | | | | | | |
| | | TMR3RL | H holds the h | nigh byte of t | he reload va | lue for Time | r 3. | | |

