



Welcome to [E-XFL.COM](#)

#### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

##### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (3)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8343cvragdb">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8343cvragdb</a>

**Table 1. Absolute Maximum Ratings<sup>1</sup> (continued)**

Parameter		Symbol	Max Value	Unit	Notes
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	Local bus, DUART, CLKN, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 5
	PCI	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	6
Storage temperature range		T <sub>STG</sub>	-55 to 150	°C	—

**Notes:**

- <sup>1</sup> Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- <sup>2</sup> **Caution:** MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>3</sup> **Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>4</sup> **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>5</sup> (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 2](#).
- <sup>6</sup> OV<sub>IN</sub> on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in [Figure 3](#).

## 2.1.2 Power Supply Voltage Specification

[Table 2](#) provides the recommended operating conditions for the MPC8343EA. Note that the values in [Table 2](#) are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

**Table 2. Recommended Operating Conditions**

Parameter	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	1.2 V ± 60 mV	V	1
PLL supply voltage	AV <sub>DD</sub>	1.2 V ± 60 mV	V	1
DDR and DDR2 DRAM I/O voltage	GV <sub>DD</sub>	2.5 V ± 125 mV 1.8 V ± 90 mV	V	—
Three-speed Ethernet I/O supply voltage	LV <sub>DD1</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—
Three-speed Ethernet I/O supply voltage	LV <sub>DD2</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—

**Table 6. CLKIN DC Timing Specifications (continued)**

Parameter	Condition	Symbol	Min	Max	Unit
PCI_SYNC_IN input current	$0 \text{ V} \leq V_{\text{IN}} \leq 0.5 \text{ V}$ or $OV_{\text{DD}} - 0.5 \text{ V} \leq V_{\text{IN}} \leq OV_{\text{DD}}$	$I_{\text{IN}}$	—	$\pm 10$	$\mu\text{A}$
PCI_SYNC_IN input current	$0.5 \text{ V} \leq V_{\text{IN}} \leq OV_{\text{DD}} - 0.5 \text{ V}$	$I_{\text{IN}}$	—	$\pm 50$	$\mu\text{A}$

## 4.2 AC Electrical Characteristics

The primary clock source for the MPC8343EA can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. [Table 7](#) provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

**Table 7. CLKIN AC Timing Specifications**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	$f_{\text{CLKIN}}$	—	—	66	MHz	1, 6
CLKIN/PCI_CLK cycle time	$t_{\text{CLKIN}}$	15	—	—	ns	—
CLKIN/PCI_CLK rise and fall time	$t_{\text{KH}}, t_{\text{KL}}$	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	$t_{\text{KHK}}/t_{\text{CLKIN}}$	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	$\pm 150$	ps	4, 5

**Notes:**

1. **Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.
2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
6. Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 50 KHz modulation rate regardless of input frequency.

## 4.3 TSEC Gigabit Reference Clock Timing

[Table 8](#) provides the TSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications.

**Table 8. EC\_GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $LV_{\text{DD}} = 2.5 \pm 0.125 \text{ mV}$  /  $3.3 \text{ V} \pm 165 \text{ mV}$

Parameter	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	$t_{\text{G125}}$	—	125	—	MHz	—
EC_GTX_CLK125 cycle time	$t_{\text{G125}}$	—	8	—	ns	—
EC_GTX_CLK125 rise and fall time $LV_{\text{DD}} = 2.5 \text{ V}$ $LV_{\text{DD}} = 3.3 \text{ V}$	$t_{\text{G125R}}/t_{\text{G125F}}$	—	—	0.75 1.0	ns	1

**Table 8. EC\_GTX\_CLK125 AC Timing Specifications**At recommended operating conditions with  $LV_{DD} = 2.5 \pm 0.125$  mV/ 3.3 V  $\pm 165$  mV (continued)

Parameter	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 duty cycle GMII, TBI 1000Base-T for RGMII, RTBI	$t_{G125H}/t_{G125}$	45 47	—	55 53	%	2
EC_GTX_CLK125 jitter	—	—	—	$\pm 150$	ps	2

**Notes:**

1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for  $LV_{DD} = 2.5$  V and from 0.6 and 2.7 V for  $LV_{DD} = 3.3$  V.
2. EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The EC\_GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX\_CLK. See [Section 8.2.2, “RGMII and RTBI AC Timing Specifications](#) for the duty cycle for 10Base-T and 100Base-T reference clock.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8343EA.

### 5.1 RESET DC Electrical Characteristics

**Table 9** provides the DC electrical characteristics for the RESET pins of the MPC8343EA.

**Table 9. RESET Pins DC Electrical Characteristics<sup>1</sup>**

Parameter	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	—	—	$\pm 5$	$\mu A$
Output high voltage <sup>2</sup>	$V_{OH}$	$I_{OH} = -8.0$ mA	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0$ mA	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2$ mA	—	0.4	V

**Notes:**

1. This table applies for pins  $\overline{PORESET}$ ,  $\overline{HRESET}$ ,  $\overline{SRESET}$ , and  $\overline{QUIESCE}$ .
2.  $\overline{HRESET}$  and  $\overline{SRESET}$  are open drain pins, thus  $V_{OH}$  is not relevant for those pins.


**Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications (continued)**At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V)  $\pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
	266 MHz	-750	750		—
	200 MHz	-750	750		—

**Notes:**

1.  $t_{CISKEW}$  represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQ[x]. This should be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called  $t_{DISKEW}$ . This can be determined by the equation:  $t_{DISKEW} = \pm (T/4 - \text{abs}(t_{CISKEW}))$ ; where T is the clock period and abs( $t_{CISKEW}$ ) is the absolute value of  $t_{CISKEW}$ .
3. This specification applies only to the DDR interface.

Figure 5 illustrates the DDR input timing diagram showing the  $t_{DISKEW}$  timing parameter.

**Figure 5. DDR Input Timing Diagram**

## 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20 shows the DDR and DDR2 output AC timing specifications.

**Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications**At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V)  $\pm 5\%$ .

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	$t_{MCK}$	7.5	10	ns	2
ADDR/CMD/MODT output setup with respect to MCK	$t_{DDKHAS}$			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		


**Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)**At recommended operating conditions with  $GV_{DD}$  of  $(1.8 \text{ or } 2.5 \text{ V}) \pm 5\%$ .

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MDQS epilogue end	$t_{DDKHME}$	-0.6	0.6	ns	6

**Notes:**

1. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals  $\pm 0.1 \text{ V}$ .
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/ $\overline{MCK}$ ,  $\overline{MCS}$ , and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
4.  $t_{DDKHMH}$  follows the symbol conventions described in note 1. For example,  $t_{DDKHMH}$  describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH).  $t_{DDKHMH}$  can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register and is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the *MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual* for the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that  $t_{DDKHMH}$  follows the symbol conventions described in note 1.

Figure 6 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement ( $t_{DDKHMH}$ ).

**Figure 6. Timing Diagram for  $t_{DDKHMH}$**

**Table 28. MII Management DC Electrical Characteristics Powered at 2.5 V (continued)**

Parameter	Symbol	Conditions	Min	Max	Unit
Input high current	$I_{IH}$	$V_{IN}^1 = LV_{DD}$	—	10	$\mu A$
Input low current	$I_{IL}$	$V_{IN} = LV_{DD}$	-15	—	$\mu A$

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

**Table 29. MII Management DC Electrical Characteristics Powered at 3.3 V**

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (3.3 V)	$LV_{DD}$	—		2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	2.10	$LV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—		2.00	—	V
Input low voltage	$V_{IL}$	—		—	0.80	V
Input high current	$I_{IH}$	$LV_{DD} = \text{Max}$	$V_{IN}^1 = 2.1 \text{ V}$	—	40	$\mu A$
Input low current	$I_{IL}$	$LV_{DD} = \text{Max}$	$V_{IN} = 0.5 \text{ V}$	-600	—	$\mu A$

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

### 8.3.2 MII Management AC Electrical Specifications

[Table 30](#) provides the MII management AC timing specifications.

**Table 30. MII Management AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}$  is  $3.3 \text{ V} \pm 10\%$  or  $2.5 \text{ V} \pm 5\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
MDC frequency	$f_{MDC}$	—	2.5	—	MHz	2
MDC period	$t_{MDC}$	—	400	—	ns	—
MDC clock pulse width high	$t_{MDCH}$	32	—	—	ns	—
MDC to MDIO delay	$t_{MDKHD}$	10	—	70	ns	3
MDIO to MDC setup time	$t_{MDVKH}$	5	—	—	ns	—
MDIO to MDC hold time	$t_{MDXKH}$	0	—	—	ns	—
MDC rise time	$t_{MDCR}$	—	—	10	ns	—

## 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8343EA.

### 9.1 USB DC Electrical Characteristics

**Table 31** provides the DC electrical characteristics for the USB interface.

**Table 31. USB DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
Input current	$I_{IN}$	—	$\pm 5$	$\mu A$
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V

### 9.2 USB AC Electrical Specifications

**Table 32** describes the general timing parameters of the USB interface of the MPC8343EA.


**Table 32. USB General Timing Parameters (ULPI Mode Only)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
USB clock cycle time	$t_{USCK}$	15	—	ns	2–5
Input setup to USB clock—all inputs	$t_{USIVKH}$	4	—	ns	2–5
Input hold to USB clock—all inputs	$t_{USIXKH}$	1	—	ns	2–5
USB clock to output valid—all outputs	$t_{USKHOV}$	—	7	ns	2–5
Output hold from USB clock—all outputs	$t_{USKHOX}$	2	—	ns	2–5


**Notes:**

1. The symbols for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{USIXKH}$  symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also,  $t_{USKHOX}$  symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to USB clock.
3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Figure 14 and Figure 15 provide the AC test load and signals for the USB, respectively.



**Figure 14. USB AC Test Load**



**Figure 15. USB Signals**

## 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8343EA.

### 10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

**Table 33. Local Bus DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
Input current	$I_{IN}$	—	$\pm 5$	$\mu A$
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V

Figure 17 through Figure 22 show the local bus signals.




Figure 17. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 18. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

# 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8343EA.

## 13.1 PCI DC Electrical Characteristics

[Table 40](#) provides the DC electrical characteristics for the PCI interface of the MPC8343EA.

**Table 40. PCI DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH}$ (min) or $V_{OUT} \leq V_{OL}$ (max)	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$	$V_{IN}^1 = 0$ V or $V_{IN} = OV_{DD}$	—	$\pm 5$	$\mu A$
High-level output voltage	$V_{OH}$	$OV_{DD} = \text{min}$ , $I_{OH} = -100 \mu A$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	$V_{OL}$	$OV_{DD} = \text{min}$ , $I_{OL} = 100 \mu A$	—	0.2	V

**Note:**

- The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#).


## 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8343EA. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. [Table 41](#) provides the PCI AC timing specifications at 66 MHz.

**Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup>**


Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	6.0	ns	3
Output hold from clock	$t_{PCKHOX}$	1	—	ns	3
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	3, 4
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	3, 5

Figure 31 shows the PCI input AC timing diagram.



**Figure 31. PCI Input AC Timing Diagram**

Figure 32 shows the PCI output AC timing diagram.



**Figure 32. PCI Output AC Timing Diagram**

## 14 Timers

This section describes the DC and AC electrical specifications for the timers.

### 14.1 Timer DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the MPC8343EA timer pins, including TIN,  $\overline{\text{TOUT}}$ ,  $\overline{\text{TGATE}}$ , and RTC\_CLK.

**Table 43. Timer DC Electrical Characteristics**


Parameter	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	—	—	$\pm 5$	$\mu A$
Output high voltage	$V_{OH}$	$I_{OH} = -8.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

**Package and Pin Listings**

Module height (typical)	2.23 mm
Module height (minimum)	2.00 mm
Solder balls	62 Sn/36 Pb/2 Ag (ZQ package) 96.5 Sn/3.5Ag (VR package)
Ball diameter (typical)	0.60 mm

## 18.2 Mechanical Dimensions for the MPC8343EA PBGA

Figure 36 shows the mechanical dimensions and bottom surface nomenclature for the MPC8343EA, 620-PBGA package.



**Notes:**

1. All dimensions are in millimeters.
2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Figure 36. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8343EA PBGA

## 18.3 Pinout Listings

Table 51 provides the pin-out listing for the MPC8343EA, 620-PBGA package.

**Table 51. MPC8343EA (PBGA) Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>PCI</b>				
PCI1_INTA/IRQ_OUT	D20	O	OV <sub>DD</sub>	2
PCI1_RESET_OUT	B21	O	OV <sub>DD</sub>	—
PCI1_AD[31:0]	E19, D17, A16, A18, B17, B16, D16, B18, E17, E16, A15, C16, D15, D14, C14, A12, D12, B11, C11, E12, A10, C10, A9, E11, E10, B9, B8, D9, A8, C9, D8, C8	I/O	OV <sub>DD</sub>	—
PCI1_C/B <sup>E</sup> [3:0]	A17, A14, A11, B10	I/O	OV <sub>DD</sub>	—
PCI1_PAR	D13	I/O	OV <sub>DD</sub>	—
PCI1_FRAME	B14	I/O	OV <sub>DD</sub>	5
PCI1_TRDY	A13	I/O	OV <sub>DD</sub>	5
PCI1_IRDY	E13	I/O	OV <sub>DD</sub>	5
PCI1_STOP	C13	I/O	OV <sub>DD</sub>	5
PCI1_DEVSEL	B13	I/O	OV <sub>DD</sub>	5
PCI1_IDSEL	C17	I	OV <sub>DD</sub>	—
PCI1_SERR	C12	I/O	OV <sub>DD</sub>	5
PCI1_PERR	B12	I/O	OV <sub>DD</sub>	5
PCI1_REQ[0]	A21	I/O	OV <sub>DD</sub>	—
PCI1_REQ[1]/CPCI1_HS_ES	C19	I	OV <sub>DD</sub>	—
PCI1_REQ[2:4]	C18, A19, E20	I	OV <sub>DD</sub>	—
PCI1_GNT0	B20	I/O	OV <sub>DD</sub>	—
PCI1_GNT1/CPCI1_HS_LED	C20	O	OV <sub>DD</sub>	—
PCI1_GNT2/CPCI1_HS_ENUM	B19	O	OV <sub>DD</sub>	—
PCI1_GNT[3:4]	A20, E18	O	OV <sub>DD</sub>	—
M66EN	L26	I	OV <sub>DD</sub>	—
<b>DDR SDRAM Memory Interface</b>				
MDQ[0:31]	AC25, AD27, AD25, AH27, AE28, AD26, AD24, AF27, AF25, AF28, AH24, AG26, AE25, AG25, AH26, AH25, AG22, AH22, AE21, AD19, AE22, AF23, AE19, AG20, AG19, AD17, AE16, AF16, AF18, AG18, AH17, AH16	I/O	GV <sub>DD</sub>	—

**Table 51. MPC8343EA (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LBCTL	H5	O	OV <sub>DD</sub>	—
LALE	E3	O	OV <sub>DD</sub>	—
LGPL0/LSDA10/cfg_reset_source0	F4	I/O	OV <sub>DD</sub>	—
LGPL1/LSDWE/cfg_reset_source1	D2	I/O	OV <sub>DD</sub>	—
LGPL2/LSDRAS/LOE	C1	O	OV <sub>DD</sub>	—
LGPL3/LSDCAS/cfg_reset_source2	C2	I/O	OV <sub>DD</sub>	—
LGPL4/LGTA/LUPWAIT/LPBSE	C3	I/O	OV <sub>DD</sub>	12
LGPL5/cfg_clkin_div	B3	I/O	OV <sub>DD</sub>	—
LCKE	E4	O	OV <sub>DD</sub>	—
LCLK[0:2]	D4, A3, C4	O	OV <sub>DD</sub>	—
LSYNC_OUT	U3	O	OV <sub>DD</sub>	—
LSYNC_IN	Y2	I	OV <sub>DD</sub>	—
<b>General Purpose I/O Timers</b>				
GPIO1[0]/DMA_DREQ0/GTM1_TIN1/ GTM2_TIN2	D27	I/O	OV <sub>DD</sub>	—
GPIO1[1]/DMA_DACK0/GTM1_TGATE1/ GTM2_TGATE2	E26	I/O	OV <sub>DD</sub>	—
GPIO1[2]/DMA_DDONE0/ GTM1_TOUT1	D28	I/O	OV <sub>DD</sub>	—
GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1	G25	I/O	OV <sub>DD</sub>	—
GPIO1[4]/DMA_DACK1/ GTM1_TGATE2/GTM2_TGATE1	J24	I/O	OV <sub>DD</sub>	—
GPIO1[5]/DMA_DDONE1/ GTM1_TOUT2/GTM2_TOUT1	F26	I/O	OV <sub>DD</sub>	—
GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4	E27	I/O	OV <sub>DD</sub>	—
GPIO1[7]/DMA_DACK2/GTM1_TGATE3/ GTM2_TGATE4	E28	I/O	OV <sub>DD</sub>	—
GPIO1[8]/DMA_DDONE2/ GTM1_TOUT3	H25	I/O	OV <sub>DD</sub>	—
GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3	F27	I/O	OV <sub>DD</sub>	—
GPIO1[10]/DMA_DACK3/ GTM1_TGATE4/GTM2_TGATE3	K24	I/O	OV <sub>DD</sub>	—
GPIO1[11]/DMA_DDONE3/ GTM1_TOUT4/GTM2_TOUT3	G26	I/O	OV <sub>DD</sub>	—

**Table 51. MPC8343EA (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>USB</b>				
DR_D0_ENABLEN	C28	I/O	OV <sub>DD</sub>	—
DR_D1_SER_TXD	F25	I/O	OV <sub>DD</sub>	—
DR_D2_VMO_SE0	B28	I/O	OV <sub>DD</sub>	—
DR_D3_SPEED	C27	I/O	OV <sub>DD</sub>	—
DR_D4_DP	D26	I/O	OV <sub>DD</sub>	—
DR_D5_DM	E25	I/O	OV <sub>DD</sub>	—
DR_D6_SER_RCV	C26	I/O	OV <sub>DD</sub>	—
DR_D7_DRVVBUS	D25	I/O	OV <sub>DD</sub>	—
DR_SESS_VLD_NXT	B26	I	OV <sub>DD</sub>	—
DR_XCVR_SEL_DPPULLUP	E24	I/O	OV <sub>DD</sub>	—
DR_STP_SUSPEND	A27	O	OV <sub>DD</sub>	—
DR_RX_ERROR_PWRFAULT	C25	I	OV <sub>DD</sub>	—
DR_TX_VALID_PCTL0	A26	O	OV <sub>DD</sub>	—
DR_TX_VALIDH_PCTL1	B25	O	OV <sub>DD</sub>	—
DR_CLK	A25	I	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>				
MCP_OUT	E8	O	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV <sub>DD</sub>	—
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	—
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV <sub>DD</sub>	—
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV <sub>DD</sub>	—
<b>Ethernet Management Interface</b>				
EC_MDC	Y24	O	LV <sub>DD1</sub>	—
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	11
<b>Gigabit Reference Clock</b>				
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	—
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 1)</b>				
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	—
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	—
TSEC1_GTX_CLK	V24	O	LV <sub>DD1</sub>	3
TSEC1_RX_CLK	U26	I	LV <sub>DD1</sub>	—

**Table 51. MPC8343EA (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC1_RX_DV	U24	I	LV <sub>DD1</sub>	—
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV <sub>DD</sub>	—
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV <sub>DD1</sub>	—
TSEC1_TX_CLK	N25	I	OV <sub>DD</sub>	—
TSEC1_TXD[3:0]	V28, V27, V26, W28	O	LV <sub>DD1</sub>	10
TSEC1_TX_EN	W27	O	LV <sub>DD1</sub>	—
TSEC1_TX_ER/GPIO2[31]	N24	I/O	OV <sub>DD</sub>	—
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 2)</b>				
TSEC2_COL/GPIO1[21]	P28	I/O	OV <sub>DD</sub>	—
TSEC2_CRS/GPIO1[22]	AC28	I/O	LV <sub>DD2</sub>	—
TSEC2_GTX_CLK	AC27	O	LV <sub>DD2</sub>	—
TSEC2_RX_CLK	AB25	I	LV <sub>DD2</sub>	—
TSEC2_RX_DV/GPIO1[23]	AC26	I/O	LV <sub>DD2</sub>	—
TSEC2_RXD[3:0]/GPIO1[13:16]	AA25, AA26, AA27, AA28	I/O	LV <sub>DD2</sub>	—
TSEC2_RX_ER/GPIO1[25]	R25	I/O	OV <sub>DD</sub>	—
TSEC2_TXD[3:0]/GPIO1[17:20]	AB26, AB27, AA24, AB28	I/O	LV <sub>DD2</sub>	—
TSEC2_TX_ER/GPIO1[24]	R27	I/O	OV <sub>DD</sub>	—
TSEC2_TX_EN/GPIO1[12]	AD28	I/O	LV <sub>DD2</sub>	3
TSEC2_TX_CLK/GPIO1[30]	R26	I/O	OV <sub>DD</sub>	—
<b>DUART</b>				
UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1]	B4, A4	O	OV <sub>DD</sub>	—
UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3]	D5, C5	I/O	OV <sub>DD</sub>	—
UART_CTS[1]/MSRCID4/LSRCID4	B5	I/O	OV <sub>DD</sub>	—
UART_CTS[2]/MDVAL/LDVAL	A5	I/O	OV <sub>DD</sub>	—
UART_RTS[1:2]	D6, C6	O	OV <sub>DD</sub>	—
<b>I<sup>2</sup>C interface</b>				
IIC1_SDA	E5	I/O	OV <sub>DD</sub>	2
IIC1_SCL	A6	I/O	OV <sub>DD</sub>	2
IIC2_SDA	B6	I/O	OV <sub>DD</sub>	2
IIC2_SCL	E7	I/O	OV <sub>DD</sub>	2

**Table 53** provides the operating frequencies for the MPC8343EA PBGA under recommended operating conditions.

**Table 53. Operating Frequencies for PBGA**

Parameter <sup>1</sup>	266 MHz	333 MHz	400 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	200–266	200–333	200–400	MHz
Coherent system bus frequency ( <i>csb_clk</i> )		100–266		MHz
DDR1 memory bus frequency (MCK) <sup>2</sup>		100–133		MHz
DDR2 memory bus frequency (MCK) <sup>3</sup>		100–133		MHz
Local bus frequency (LCLK <sub>n</sub> ) <sup>4</sup>		16.67–133		MHz
PCI input frequency (CLKIN or PCI_CLK)		25–66		MHz
Security core maximum internal operating frequency		133		MHz
USB_DR, USB MPH maximum internal operating frequency		133		MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>4</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

## 19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. **Table 54** shows the multiplication factor encodings for the system PLL.

**Table 54. System PLL Multiplication Factors**

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	× 7
1000	× 8
1001	× 9
1010	× 10

**Table 60. Heat Sink and Thermal Resistance of MPC8343EA (PBGA) (continued)**

<b>Heat Sink Assuming Thermal Grease</b>	<b>Air Flow</b>	<b>29 × 29 mm PBGA</b>
		<b>Thermal Resistance</b>
MEI, 75 × 85 × 12 no adjacent board, extrusion	1 m/s	7.7
MEI, 75 × 85 × 12 no adjacent board, extrusion	2 m/s	6.6
MEI, 75 × 85 × 12 mm, adjacent board, 40 mm side bypass	1 m/s	6.9

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: <a href="http://www.aavidthermalloy.com">www.aavidthermalloy.com</a>	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: <a href="http://www.alphanovatech.com">www.alphanovatech.com</a>	408-567-8082
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: <a href="http://www.ctscorp.com">www.ctscorp.com</a>	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: <a href="http://www.mei-thermal.com">www.mei-thermal.com</a>	408-436-8770
Tyco Electronics Chip Coolers™ P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: <a href="http://www.chipcoolers.com">www.chipcoolers.com</a>	800-522-2800
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: <a href="http://www.wakefield.com">www.wakefield.com</a>	603-635-5102

**How to Reach Us:****Home Page:**

[www.freescale.com](http://www.freescale.com)

**Web Support:**

<http://www.freescale.com/support>

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.

Technical Information Center, EL516

2100 East Elliot Road

Tempe, Arizona 85284

1-800-521-6274 or

+1-480-768-2130

[www.freescale.com/support](http://www.freescale.com/support)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

[www.freescale.com/support](http://www.freescale.com/support)

**Japan:**

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064

Japan

0120 191014 or

+81 3 5437 9125

[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor China Ltd.

Exchange Building 23F

No. 118 Jianguo Road

Chaoyang District

Beijing 100022

China

+86 10 5879 8000

[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor

Literature Distribution Center

1-800 441-2447 or

+1-303-675-2140

Fax: +1-303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2006–2011 Freescale Semiconductor, Inc.

Document Number: MPC8343EAEC

Rev. 11

09/2011

