
# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	- ·
Ethernet	10/100/1000Mbps (3)
SATA	- ·
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8343evragd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### NOTE

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8343E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*.

See Section 22.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

## 1 Overview

This section provides a high-level overview of the device features. Figure 1 shows the major functional units within the MPC8343EA.




Figure 1. MPC8343EA Block Diagram

Major features of the device are as follows:

- Embedded PowerPC e300 processor core; operates at up to 400 MHz
  - High-performance, superscalar processor core
  - Floating-point, integer, load/store, system register, and branch processing units
  - 32-Kbyte instruction cache, 32-Kbyte data cache
  - Lockable portion of L1 cache
  - Dynamic power management
  - Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR1/DDR2 SDRAM memory controller
  - Programmable timing supporting DDR1 and DDR2 SDRAM
  - 32- bit data interface, up to 266 MHz data rate



#### DDR and DDR2 SDRAM

Table 16 provides the current draw characteristics for  $MV_{REF}$ .

Table 16. Current Draw Characteristics for MV<sub>REF</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub>	I <sub>MVREF</sub>		500	μA	1

Note:

1. The voltage regulator for  $\text{MV}_{\text{REF}}$  must supply up to 500  $\mu\text{A}$  current.

## 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

### 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR2 SDRAM when  $GV_{DD}(typ) = 1.8 \text{ V}$ .

#### Table 17. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions with GV\_{DD} of 1.8  $\pm$  5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.25	V	—
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.25	_	V	—

Table 18 provides the input AC timing specifications for the DDR SDRAM when  $GV_{DD}(typ) = 2.5 V$ .

#### Table 18. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions with  $GV_{DD}$  of 2.5  $\pm$  5%.

Parameter	Symbol	Symbol Min		Unit	Notes
AC input low voltage	V <sub>IL</sub>	—	MV <sub>REF</sub> – 0.31	V	—
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	—	V	—

Table 19 provides the input AC timing specifications for the DDR SDRAM interface.

#### Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
Controller Skew for MDQS—MDQ/MECC/MDM	t <sub>CISKEW</sub>			ps	1, 2
400 MHz		-600	600		3
333 MHz		-750	750		—

# NP

#### DDR and DDR2 SDRAM

#### Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV\_DD of (1.8 or 2.5 V)  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register and is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual for the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

Figure 6 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).




Figure 6. Timing Diagram for t<sub>DDKHMH</sub>

Figure 7 shows the DDR SDRAM output timing diagram.




Figure 8 provides the AC test load for the DDR bus.




Figure 8. DDR AC Test Load

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8343EA.

## 7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface of the MPC8343EA.

Table 21. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (0.8 V $\leq$ V <sub>IN</sub> $\leq$ 2 V)	I <sub>IN</sub>	—	±5	μA



Ethernet: Three-Speed Ethernet, MII Management

## 8.2 MII, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for MII, RGMII, and RTBI are presented in this section.

### 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.1.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

#### Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	—	400	—	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	—	40	—	ns
TX_CLK duty cycle	t <sub>MTXH/</sub> t <sub>MTX</sub>	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise (20%-80%)	t <sub>MTXR</sub>	1.0	—	4.0	ns
TX_CLK data clock fall (80%-20%)	t <sub>MTXF</sub>	1.0	—	4.0	ns

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

#### Figure 9 shows the MII transmit AC timing diagram.




Figure 9. MII Transmit AC Timing Diagram



### 8.2.1.2 MII Receive AC Timing Specifications

Table 26 provides the MII receive AC timing specifications.

#### Table 26. MII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	—	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	_	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	—	—	ns
RX_CLK clock rise (20%–80%)	t <sub>MRXR</sub>	1.0	—	4.0	ns
RX_CLK clock fall time (80%-20%)	t <sub>MRXF</sub>	1.0	—	4.0	ns

#### Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 10 provides the AC test load for TSEC.




Figure 10. TSEC AC Test Load

Figure 11 shows the MII receive AC timing diagram.





Figure 11. MII Receive AC Timing Diagram

Figure 14 and Figure 15 provide the AC test load and signals for the USB, respectively.



## 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8343EA.

## **10.1 Local Bus DC Electrical Characteristics**

Table 33 provides the DC electrical characteristics for the local bus interface.

 Table 33. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current	I <sub>IN</sub>	—	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	_	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	—	0.2	V



Local Bus




Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)



#### Table 37. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup> (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>jtkldz</sub> t <sub>jtkloz</sub>	2 2	19 9	ns	5, 6

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50  $\Omega$  load (see Figure 14). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.

5. Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.

6. Guaranteed by design and characterization.

Figure 23 provides the AC test load for TDO and the boundary-scan outputs of the MPC8343EA.




Figure 23. AC Test Load for the JTAG Interface

Figure 24 provides the JTAG clock input timing diagram.





Figure 24. JTAG Clock Input Timing Diagram

Figure 25 provides the  $\overline{\text{TRST}}$  timing diagram.





# 12 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

## **12.1** I<sup>2</sup>C DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

#### Table 38. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{OV}_{\text{DD}}$	V	—
Low level output voltage	V <sub>OL</sub>	0	$0.2\times \text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}$ (min) to $V_{IL}$ (max) with a bus capacitance from 10 to 400 pF	t <sub>I2KLKV</sub>	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I	-10	10	μΑ	4
Capacitance for each I/O pin	Cl	—	10	pF	—

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8349EA Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

## 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 39 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8343EA. Note that all values refer to  $V_{IH}(min)$  and  $V_{IL}(max)$  levels (see Table 38).

#### Table 39. I<sup>2</sup>C AC Electrical Specifications

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	_	μs
Data setup time	t <sub>I2DVKH</sub>	100	—	ns
Data hold time:CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	$\overline{0^2}$	 0.9 <sup>3</sup>	μs

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
Fall time of both SDA and SCL signals <sup>5</sup>	t <sub>I2CF</sub>	—	300	ns
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6	—	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	—	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	—	V

#### Table 39. I<sup>2</sup>C AC Electrical Specifications (continued)

Notes:

- 1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the stop condition (P) reaches the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>
- The device provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum  $t_{I2DVKH}$  must be met only if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
- 4.  $C_B$  = capacitance of one bus line in pF.
- 5.)The device does not follow the "I2C-BUS Specifications" version 2.1 regarding the tI2CF AC parameter.

Figure 28 provides the AC test load for the  $I^2C$ .




Figure 28. I<sup>2</sup>C AC Test Load

Figure 29 shows the AC timing diagram for the  $I^2C$  bus.




Figure 29. I<sup>2</sup>C Bus AC Timing Diagram



PCI

#### Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup> (continued)

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
Input hold from clock	t <sub>PCIXKH</sub>	0		ns	3, 5

Notes:

- 1. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.
- 2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.</sub>
- 3. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 4. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.

#### Table 42 provides the PCI AC timing specifications at 33 MHz.

#### Table 42. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	—	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	2, 4

Notes:

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 30 provides the AC test load for PCI.




Figure 30. PCI AC Test Load

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>



Module height (typical) Module height (minimum) Solder balls

Ball diameter (typical)

2.23 mm 2.00 mm 62 Sn/36 Pb/2 Ag (ZQ package) 96.5 Sn/3.5Ag (VR package) 0.60 mm



Table 51. MPC8343EA	(PBGA) Pinou	t Listing (continued)
---------------------	--------------	-----------------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MECC[0:4]/MSRCID[0:4]	AG13, AE14, AH12, AH10, AE15	I/O	GV <sub>DD</sub>	_
MECC[5]/MDVAL	AH14	I/O	GV <sub>DD</sub>	—
MECC[6:7]	AE13, AH11	I/O	GV <sub>DD</sub>	—
MDM[0:3]	AG28, AG24, AF20, AG17	0	GV <sub>DD</sub>	
MDM[8]	AG12	0	GV <sub>DD</sub>	
MDQS[0:3]	AE27, AE26, AE20, AH18	I/O	GV <sub>DD</sub>	—
MDQS[8]	AH13	I/O	GV <sub>DD</sub>	—
MBA[0:1]	AF10, AF11	0	GV <sub>DD</sub>	—
MA[0:14]	AF13, AF15, AG16, AD16, AF17, AH20, AH19, AH21, AD18, AG21, AD13, AF21, AF22, AE1, AA5	0	GV <sub>DD</sub>	_
MWE	AD10	0	GV <sub>DD</sub>	—
MRAS	AF7	0	GV <sub>DD</sub>	—
MCAS	AG6	0	GV <sub>DD</sub>	—
MCS[0:3]	AE7, AH7, AH4, AF2	0	GV <sub>DD</sub>	—
MCKE[0:1]	AG23, AH23	0	GV <sub>DD</sub>	3
MCK[0:3]	AH15, AE24, AE2, AF14	0	GV <sub>DD</sub>	
MCK[0:3]	AG15, AD23, AE3, AG14	0	GV <sub>DD</sub>	—
MODT[0:3]	AG5, AD4, AH6, AF4	0	GV <sub>DD</sub>	—
MBA[2]	AD22	0	GV <sub>DD</sub>	—
MDICO	AG11	I/O	—	9
MDIC1	AF12	I/O	—	9
	Local Bus Controller Interface			
LAD[0:31]	T4, T5, T1, R2, R3, T2, R1, R4, P1, P2, P3, P4, N1, N4, N2, N3, M1, M2, M3, N5, M4, L1, L2, L3, K1, M5, K2, K3, J1, J2, L5, J3	I/O	OV <sub>DD</sub>	—
LDP[0]/CKSTOP_OUT	H1	I/O	OV <sub>DD</sub>	-
LDP[1]/CKSTOP_IN	К5	I/O	OV <sub>DD</sub>	—
LDP[2]/LCS[4]	H2	I/O	OV <sub>DD</sub>	-
LDP[3]/LCS[5]	G1	I/O	OV <sub>DD</sub>	-
LA[27:31]	J4, H3, G2, F1, G3	0	OV <sub>DD</sub>	-
LCS[0:3]	J5, H4, F2, E1	0	OV <sub>DD</sub>	-
LWE[0:3]/LSDDQM[0:3]/LBS[0:3]	F3, G4, D1, E2	0	OV <sub>DD</sub>	—



Table 51	MPC8343EA	(PRGA	) Pinout	l istina (	(continued)
Table JT.		(FDGA)	) Fillout	Lisung (	(continueu)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	SPI			
SPIMOSI/LCS[6]	D7	I/O	OV <sub>DD</sub>	—
SPIMISO/LCS[7]	C7	I/O	OV <sub>DD</sub>	—
SPICLK	B7	I/O	OV <sub>DD</sub>	_
SPISEL	A7	I	OV <sub>DD</sub>	_
	Clocks			
PCI_CLK_OUT[0:2]	Y1, W3, W2	0	OV <sub>DD</sub>	—
PCI_CLK_OUT[3]/LCS[6]	W1	0	OV <sub>DD</sub>	_
PCI_CLK_OUT[4]/LCS[7]	V3	0	OV <sub>DD</sub>	_
PCI_SYNC_IN/PCI_CLOCK	U4	I	OV <sub>DD</sub>	_
PCI_SYNC_OUT	U5	0	OV <sub>DD</sub>	3
RTC/PIT_CLOCK	E9	I	OV <sub>DD</sub>	_
CLKIN	W5	I	OV <sub>DD</sub>	_
	JTAG			
ТСК	H27	I	OV <sub>DD</sub>	_
TDI	H28	I	OV <sub>DD</sub>	4
TDO	M24	0	OV <sub>DD</sub>	3
TMS	J27	I	OV <sub>DD</sub>	4
TRST	K26	I	OV <sub>DD</sub>	4
	Test			
TEST	F28	I	OV <sub>DD</sub>	6
TEST_SEL	Т3	I	OV <sub>DD</sub>	7
	РМС			
QUIESCE	K27	0	OV <sub>DD</sub>	_
	System Control			•
PORESET	K28	I	OV <sub>DD</sub>	_
HRESET	M25	I/O	OV <sub>DD</sub>	1
SRESET	L27	I/O	OV <sub>DD</sub>	2
	Thermal Management			•
THERM0	B15	I	_	8



Signal	Signal Package Pin Number		Power Supply	Notes
OV <sub>DD</sub>	B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6 J14, J17, J18, K4, L9, L20, L23, L25, M6 M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6	, Ethernet, and , other standard	OV <sub>DD</sub>	
MVREF1	AF19	I	DDR reference voltage	_
MVREF2	AE10	I	DDR reference voltage	_
	No Connection			
NC	A22, A23, A24, B22, B23, B24, C21, C22, C23, C24, D21, D22, D23, D24, E21, M27, M28, N26, N27, N28, P25, P26, P27, R28, T24, T25, T26, T27, T28 U27, U28, Y3, Y4, Y5, AA1, AA2, AA3 AA4, AB1, AB2, AB3, AB4, AC1, AC2 AC3, AC4, AD1, AD2, AD3, AD5, AD7 AD11, AD12, AE4, AE6, AE8, AE9, AE23, AF1, AF5, AF6, AF8, AF24, AG1 AG3, AG4, AG7, AG8, AG9, AG10, AH2 AH3, AH5, AH8, AH9, V5, V2, V1	, ,	_	_

#### Table 51. MPC8343EA (PBGA) Pinout Listing (continued)

#### Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 kΩ) should be placed on this pin to OV<sub>DD</sub>.

2. This pin is an open-drain signal. A weak pull-up resistor (2-10 kΩ) should be placed on this pin to OV<sub>DD</sub>.

3. During reset, this output is actively driven rather than three-stated.

4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.

5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.

6. This pin must be always be tied to GND.

7. This pin must always be pulled up to OV<sub>DD</sub>.

8. Thermal sensitive resistor.

9. It is recommended that MDIC0 be tied to GND using an 18.2  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18.2  $\Omega$  resistor.

10.TSEC1\_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

11. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to LV<sub>DD1</sub>.

12. For systems that boot from local bus (GPCM)-controlled NOR flash, a pull up on LGPL4 is required.



As shown in Figure 37, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock ( $csb\_clk$ ), the internal clock for the DDR controller ( $ddr\_clk$ ), and the internal clock for the local bus interface unit ( $lbiu\_clk$ ).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$ 

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr\_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$ 

 $ddr_clk$  is not the external memory bus frequency;  $ddr_clk$  passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as  $ddr_clk$ .

The internal *lbiu\_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + \text{RCWL[LBIUCM]})$ 

*lbiu\_clk* is not the external local bus frequency; *lbiu\_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 52 specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
TSEC1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
TSEC2, I <sup>2</sup> C1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
Security core	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
USB DR, USB MPH	csb_clk/3	Off, csb_clk, csb_clk/2, <i>csb_clk/3</i>
PCI and DMA complex	csb_clk	Off, csb_clk

Table 52. Configurable Clock Units

All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part ordered, see Section 22.1, "Part Numbers Fully Addressed by This Document," for part ordering details and contact your Freescale Sales Representative or authorized distributor for more information.



System Design Information

## 21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8343EA can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8343EA system, and the device itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pin of the device. These capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

## 21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8343EA.

## 21.5 Output Buffer DC Impedance

The MPC8343EA drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 39). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R<sub>P</sub> is trimmed until the voltage at the pad equals



 $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N) \div 2$ .




Figure 39. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = (1 \div (1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1 \div V_2 - 1)$ . The drive current is then  $I_{source} = V_1 \div R_{source}$ .

Table 61 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	W
R <sub>P</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	W
Differential	NA	NA	NA	NA	Z <sub>DIFF</sub>	W

Table 61. Impedance Characteristics

**Note:** Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .

### 21.6 Configuration Pin Multiplexing

The MPC8343EA power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.



**Document Revision History** 

## 23 Document Revision History

This table provides a revision history of this document.

Rev. Number	Date	Substantive Change(s)
11	09/2011	<ul> <li>In Section 2.2, "Power Sequencing," added Section 2.2.1, "Power-Up Sequencing" and Figure 4.</li> <li>In Table 25, Table 29, and Table 27, removed the GTX_CLK125.</li> <li>In Table 30, updated t<sub>MDKHDX</sub> Max value from 170ns to 70ns.</li> </ul>
10	11/2010	<ul> <li>In Table 51, added overbar to LCS[4] and LCS[5] signals. In Table 51 added note for pin LGPL4.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, updated the list of open drain type pins.</li> </ul>
9	05/2010	<ul> <li>In Table 25 through Table 26, changed V<sub>IL</sub>(min) to V<sub>IH</sub>(max) to (20%–80%).</li> <li>Added Table 8, "EC_GTX_CLK125 AC Timing Specifications."</li> </ul>
8	5/2009	<ul> <li>In Section 18.1, "Package Parameters for the MPC8343EA PBGA, changed solder ball for TBGA and PBGA from 95.5 Sn/0.5 Cu/4 Ag to 96.5 Sn/3.5 Ag.</li> <li>In Table 53, added two columns for the DDR1 and DDR2 memory bus frequency.</li> <li>In Table 62, footnote 1, changed 667(TBGA) to 533(TBGA). footnote 4, added data rate for DDR1 and DDR2.</li> </ul>
7	2/2009	<ul> <li>Added footnote 6 to Table 7.</li> <li>In Section 9.2, "USB AC Electrical Specifications," clarified that AC table is for ULPI only.</li> <li>In Table 35, corrected t<sub>LBKHOV</sub> parameter to t<sub>LBKLOV</sub> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 18, Figure 20, and Figure 21 for output signals.</li> <li>Added footnote 10 to Table 51.</li> <li>In Table 51, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net."</li> <li>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list.</li> <li>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In Table 62, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 400 with a platform frequency of 266."</li> </ul>
6	4/2007	<ul> <li>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, "deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>
5	3/2007	<ul> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t<sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 38, "JTAG Interface Connection," updated with new figure.</li> <li>In Figure 38, "JTAG Interface Connection," updated with new figure.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>
4	12/2006	Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified T <sub>ddkhds</sub> for 333 MHz from 900 ps to 775 ps.