

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (3)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8343cvraddb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Can operate as a stand-alone USB host controller
  - USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
  - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects for eight external slaves
  - Up to eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
  - Three protocol engines on a per chip select basis:
    - General-purpose chip select machine (GPCM)
    - Three user-programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
  - Programmable highest priority request
  - Four groups of interrupts with programmable priority
  - External and internal interrupts directed to host processor
  - Redirects interrupts to external INTA pin in core disable mode.
  - Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - Handshaking (external control) signals for all channels: DMA\_DREQ[0:3], DMA\_DACK[0:3], DMA\_DDONE[0:3]
  - All channels accessible to local core and remote PCI masters



#### Electrical Characteristics

- Misaligned transfer capability
- Data chaining and direct mode
- Interrupt on completed segment and chain
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
  - 39 parallel I/O pins multiplexed on various chip interfaces
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1<sup>™</sup>, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8343EA. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Parameter	Symbol	Max Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	-0.3 to 1.32	V	—
PLL supply voltage	AV <sub>DD</sub>	-0.3 to 1.32	V	—
DDR and DDR2 DRAM I/O voltage	GV <sub>DD</sub>	-0.3 to 2.75 -0.3 to 1.98	V	—
Three-speed Ethernet I/O, MII management voltage	LV <sub>DD</sub>	-0.3 to 3.63	V	—
PCI, local bus, DUART, system control and power management, $\mathrm{I}^{2}\mathrm{C},$ and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	-

### Table 1. Absolute Maximum Ratings<sup>1</sup>



Table 5 shows the estimated typical I/O power dissipation for MPC8343EA.

Interface	Parameter	DDR2 GV <sub>DD</sub> (1.8 V)	DDR1 GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O	200 MHz, 32 bits	0.31	0.42	—	—	—	W	—
65% utilization 2.5 V Rs = 20 Ω Rt = 50 Ω 2 pair of clocks	266 MHz, 32 bits	0.35	0.5				W	—
PCI I/O	33 MHz, 32 bits	_	_	0.04	_	—	W	—
load = 30 pF	66 MHz, 32 bits	_		0.07	—	—	W	—
Local bus I/O	167 MHz, 32 bits	_	_	0.34	—	—	W	—
load = 25 pF	133 MHz, 32 bits	_	_	0.27	—	—	W	—
	83 MHz, 32 bits	_	_	0.17	—	—	W	—
	66 MHz, 32 bits	_	_	0.14	—	—	W	—
	50 MHz, 32 bits	_		0.11	—	—	W	—
TSEC I/O	MII	_			0.01	—	W	Multiply by number
load = 25 pF	GMII or TBI	_			0.06	—	W	of interfaces used.
	RGMII or RTBI	—			—	0.04	W	
USB	12 MHz			0.01	—	—	W	—
	480 MHz	—		0.2	—	—	W	—
Other I/O		—	_	0.01	—	—	W	—

Table 5. MPC8343EA Typical I/O Power Dissipation

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the device.

# 4.1 DC Electrical Characteristics

Table 6 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8343EA.

Table 6. CLKIN DC Timing Specifications

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	_	V <sub>IH</sub>	2.7	OV <sub>DD</sub> + 0.3	V
Input low voltage	—	V <sub>IL</sub>	-0.3	0.4	V
CLKIN input current	$0~V \leq V_{IN} \leq OV_{DD}$	I <sub>IN</sub>	—	±10	μA



**RESET** Initialization

# 5.2 **RESET AC Electrical Characteristics**

Table 10 provides the reset initialization AC timing specifications of the MPC8343EA.

### Table 10. RESET Initialization Timing Specifications

Parameter	Min	Max	Unit	Notes
Required assertion time of HRESET or SRESET (input) to activate reset flow	32	—	t <sub>PCI_SYNC_IN</sub>	1
Required assertion time of PORESET with stable clock applied to CLKIN when the MPC8343EA is in PCI host mode	32	-	t <sub>CLKIN</sub>	2
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the MPC8343EA is in PCI agent mode	32	_	t <sub>PCI_SYNC_IN</sub>	1
HRESET/SRESET assertion (output)	512	_	t <sub>PCI_SYNC_IN</sub>	1
HRESET negation to SRESET negation (output)	16	_	t <sub>PCI_SYNC_IN</sub>	1
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8343EA is in PCI host mode	4	—	t <sub>CLKIN</sub>	2
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8343EA is in PCI agent mode	4	—	t <sub>PCI_SYNC_IN</sub>	1
Input hold time for POR configuration signals with respect to negation of HRESET	0	—	ns	—
Time for the MPC8343EA to turn off POR configuration signals with respect to the assertion of HRESET	_	4	ns	3
Time for the MPC8343EA to turn on POR configuration signals with respect to the negation of HRESET	1	_	t <sub>PCI_SYNC_IN</sub>	1, 3

Notes:

1. t<sub>PCI\_SYNC\_IN</sub> is the clock period of the input clock applied to PCI\_SYNC\_IN. In PCI host mode, the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. See the *MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual*.

2. t<sub>CLKIN</sub> is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual.

3. POR configuration signals consist of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

### Table 11 lists the PLL and DLL lock times.

### Table 11. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times	_	100	μs	—
DLL lock times	7680	122,880	csb_clk cycles	1, 2

Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The csb\_clk is determined by the CLKIN and system PLL ratio. See Section 19, "Clocking."



DDR and DDR2 SDRAM

### Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV\_DD of (1.8 or 2.5 V)  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
ADDR/CMD/MODT output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		
MCS(n) output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	_		
266 MHz		3.15	—		
200 MHz		4.20	—		
MCS(n) output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
400 MHz		1.95	—		
333 MHz		2.40	—		
266 MHz		3.15	—		
200 MHz		4.20	—		
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ/MECC/MDM output setup with respect to MDQS	t <sub>DDKHDS,</sub> t <sub>DDKLDS</sub>			ps	5
400 MHz		700	—		
333 MHz		775	—		
266 MHz		1100	—		
200 MHz		1200	—		
MDQ/MECC/MDM output hold with respect to MDQS	t <sub>DDKHDX,</sub> t <sub>DDKLDX</sub>			ps	5
400 MHz		700	—		
333 MHz		900	—		
266 MHz		1100	—		
200 MHz		1200	—		
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5  imes t_{MCK} - 0.6$	$-0.5  imes t_{MCK} + 0.6$	ns	6



#### Table 30. MII Management AC Timing Specifications (continued)

At recommended operating conditions with  $LV_{DD}$  is 3.3 V ± 10% or 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
MDC fall time	t <sub>MDHF</sub>	_	_	10	ns	—

#### Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb\_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the delay is 70 ns and for a csb\_clk of 333 MHz, the delay is 58 ns).

#### Figure 13 shows the MII management AC timing diagram.




Figure 13. MII Management Interface Timing Diagram








Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

# 11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA.

# **11.1 JTAG DC Electrical Characteristics**

Table 36 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA.

Table 36. JTAG Interface DC Electrical Character	istics
--	--------

Parameter	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	_	OV <sub>DD</sub> - 0.3	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	_	±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V



# 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8343EA.

# **13.1 PCI DC Electrical Characteristics**

Table 40 provides the DC electrical characteristics for the PCI interface of the MPC8343EA.

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
Input current	I <sub>IN</sub>	$V_{IN}^{1} = 0 V \text{ or } V_{IN} = OV_{DD}$	_	±5	μA
High-level output voltage	V <sub>OH</sub>	OV <sub>DD</sub> = min, I <sub>OH</sub> = -100 μA	OV <sub>DD</sub> – 0.2		V
Low-level output voltage	V <sub>OL</sub>	OV <sub>DD</sub> = min, I <sub>OL</sub> = 100 μA	_	0.2	V

### **Table 40. PCI DC Electrical Characteristics**

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1.

# 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8343EA. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. Table 41 provides the PCI AC timing specifications at 66 MHz.

Table 41. PCI AC Timing Specifications at 66 MHz <sup>1</sup>
---

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	6.0	ns	3
Output hold from clock	t <sub>PCKHOX</sub>	1	_	ns	3
Clock to output high impedance	t <sub>PCKHOZ</sub>	-	14	ns	3, 4
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	3, 5



PCI

#### Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup> (continued)

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
Input hold from clock	t <sub>PCIXKH</sub>	0		ns	3, 5

Notes:

- 1. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.
- 2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.</sub>
- 3. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 4. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.

## Table 42 provides the PCI AC timing specifications at 33 MHz.

### Table 42. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	—	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	2, 4

Notes:

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 30 provides the AC test load for PCI.




Figure 30. PCI AC Test Load

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

SPI

Table 49. SPI DC Electrical Characteristics (c	continued)
--	------------

Parameter	Symbol	Condition	Min	Мах	Unit
Input current	I <sub>IN</sub>		_	±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

# 17.2 SPI AC Timing Specifications

Table 50 provides the SPI input and output AC timing specifications.

Table 50.	SPI AC	Timina	Specifications <sup>1</sup>
			opeenieanene

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit
SPI outputs valid—Master mode (internal clock) delay	t <sub>NIKHOV</sub>	—	6	ns
SPI outputs hold—Master mode (internal clock) delay	t <sub>NIKHOX</sub>	0.5	—	ns
SPI outputs valid—Slave mode (external clock) delay	t <sub>NEKHOV</sub>	—	8	ns
SPI outputs hold—Slave mode (external clock) delay	t <sub>NEKHOX</sub>	2	—	ns
SPI inputs—Master mode (internal clock input setup time	t <sub>NIIVKH</sub>	4	—	ns
SPI inputs—Master mode (internal clock input hold time	t <sub>NIIXKH</sub>	0	_	ns
SPI inputs—Slave mode (external clock) input setup time	t <sub>NEIVKH</sub>	4	—	ns
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2	—	ns

#### Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>NIKHOX</sub> symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

### Figure 33 provides the AC test load for the SPI.





Figure 33. SPI AC Test Load



Figure 34 and Figure 35 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 34 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

#### Figure 34. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 35 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 35. SPI AC Timing in Master Mode (Internal Clock) Diagram

# 18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8343EA is available in a plastic ball grid array (PBGA). See Section 18.1, "Package Parameters for the MPC8343EA PBGA," and Section 18.2, "Mechanical Dimensions for the MPC8343EA PBGA."

## 18.1 Package Parameters for the MPC8343EA PBGA

The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 620 plastic ball grid array (PBGA).

Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	620
Pitch	1.00 mm
Module height (maximum)	2.46 mm



Package and Pin Listings

Module height (typical) Module height (minimum) Solder balls

Ball diameter (typical)

2.23 mm 2.00 mm 62 Sn/36 Pb/2 Ag (ZQ package) 96.5 Sn/3.5Ag (VR package) 0.60 mm



# 19 Clocking

Figure 37 shows the internal distribution of the clocks.




Figure 37. MPC8343EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8343EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCICD*n*] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI\_CLK\_OUT signals.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8343EA to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input clock and the CLKIN signal should be tied to GND.



#### Clocking

Table 53 provides the operating frequencies for the MPC8343EA PBGA under recommended operating conditions.

Parameter <sup>1</sup>	266 MHz	333 MHz	400 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	200–266	200–333	200–400	MHz
Coherent system bus frequency (csb_clk)	100–266			MHz
DDR1 memory bus frequency (MCK) <sup>2</sup>	100–133			MHz
DDR2 memory bus frequency (MCK) <sup>3</sup>	100–133			MHz
Local bus frequency (LCLKn) <sup>4</sup>	16.67–133			MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66			MHz
Security core maximum internal operating frequency	133			MHz
USB_DR, USB_MPH maximum internal operating frequency	133			MHz

### Table 53. Operating Frequencies for PBGA

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2× the DDR memory bus frequency.

<sup>3</sup> The DDR data rate is 2× the DDR memory bus frequency.

<sup>4</sup> The local bus frequency is ½, ¼, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1× or 2× the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

# 19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 54 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	× 7
1000	× 8
1001	× 9
1010	× 10

### Table 54. System PLL Multiplication Factors

RCWL[SPMF]	System PLL Multiplication Factor
1011	× 11
1100	× 12
1101	× 13
1110	× 14
1111	× 15

Table 54. S	ystem PLL	Multiplication	Factors (	(continued)	)
-------------	-----------	----------------	-----------	-------------	---

As described in Section 19, "Clocking," the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). Table 55 and Table 56 show the expected frequency values for the CSB frequency for select *csb\_clk* to CLKIN/PCI\_SYNC\_IN ratios.

			li	nput Clock Fre	equency (MHz	:) <sup>2</sup>
CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	<i>csb_clk</i> : Input Clock Ratio <sup>2</sup>	16.67	25	33.33	66.67
				csb_clk Frec	uency (MHz)	
Low	0010	2 : 1				133
Low	0011	3:1			100	200
Low	0100	4 : 1		100	133	266
Low	0101	5 : 1		125	166	333
Low	0110	6 : 1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8 : 1	133	200	266	
Low	1001	9:1	150	225	300	
Low	1010	10 : 1	166	250	333	
Low	1011	11 : 1	183	275		<u>1</u>
Low	1100	12 : 1	200	300		
Low	1101	13 : 1	216	325		
Low	1110	14 : 1	233			
Low	1111	15 : 1	250			
Low	0000	16 : 1	266			

Table 55. CSB Frequency Options for Host Mode



			Input Clock Frequency (MHz) <sup>2</sup>				
CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	<i>csb_clk</i> : Input Clock Ratio <sup>2</sup>	16.67	25	33.33	66.67	
			<i>csb_clk</i> Frequency (MHz)				
High	0011	6 : 1	100	150	200		
High	0100	8:1	133	200	266		
High	0101	10 : 1	166	250	333		
High	0110	12 : 1	200	300			
High	0111	14 : 1	233		]		
High	1000	16 : 1	266				

### Table 56. CSB Frequency Options for Agent Mode (continued)

<sup>1</sup> CFG\_CLKIN\_DIV doubles csb\_clk if set high.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

# **19.2 Core PLL Configuration**

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 57 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 57 should be considered as reserved.

### NOTE

Core VCO frequency = core frequency × VCO divider

VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

F	CWL[COREPLL	.]	aara alku aab alk Patia	VCO Divider <sup>1</sup>		
0–1	2–5	6	<i>core_clk</i> : <i>csb_clk</i> Ratio			
nn	0000	n	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)		
00	0001	0	1:1	2		
01	0001	0	1:1	4		
10	0001	0	1:1	8		
11	0001	0	1:1	8		
00	0001	1	1.5:1	2		
01	0001	1	1.5:1	4		
10	0001	1	1.5:1	8		
11	0001	1	1.5:1	8		

### Table 57. e300 Core PLL Configuration



Clocking

	RCWL[COREPLI	-]	core alky ach alk Patia	VCO Divider <sup>1</sup>		
0–1	2–5	6	<i>core_clk</i> : <i>csb_clk</i> Ratio	VCO Divider		
00	0010	0	2:1	2		
01	0010	0	2:1	4		
10	0010	0	2:1	8		
11	0010	0	2:1	8		
00	0010	1	2.5:1	2		
01	0010	1	2.5:1	4		
10	0010	1	2.5:1	8		
11	0010	1	2.5:1	8		
00	0011	0	3:1	2		
01	0011	0	3:1	4		
10	0011	0	3:1	8		
11	0011	0	3:1	8		

Table 57. e300 Core PLL Configuration (continued)

<sup>1</sup> Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

# 19.3 Suggested PLL Configurations

Table 58 shows suggested PLL configurations for 33 and 66 MHz input clocks, when CFG\_CLKIN\_DIV is low at reset.

	RC	WL 266 MHz Device		333 MHz Device			400 MHz Device				
Ref No. <sup>1</sup>	SPMF	CORE PLL	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)
				33 I	MHz CLKIN	V/PCI_CLK	Options				
343	0011	1000011	33	100	150	33	100	150	33	100	150
324	0011	0100100	33	100	200	33	100	200	33	100	200
423	0100	0100011	33	133	200	33	133	200	33	133	200
622	0110	0100010	33	200	200	33	200	200	33	200	200
523	0101	0100011	33	166	250	33	166	250	33	166	250
424	0100	0100100	33	133	266	33	133	266	33	133	266
822	1000	0100010	33	266	266	33	266	266	33	266	266

Table 58. Suggested PLL Configurations



	RC	WL	260	6 MHz Dev	ice	33	333 MHz Device			400 MHz Device		
Ref No. <sup>1</sup>	SPMF	CORE PLL	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	
326	0011	0100110		_		33	100	300	33	100	300	
623	0110	0100011		_		33	200	300	33	200	300	
922	1001	0100010		—		33	300	300	33	300	300	
425	0100	0100101		_		33	133	333	33	133	333	
524	0101	0100100		_		33	166	333	33	166	333	
A22	1010	0100010					333	333	33	333	333	
723	0111	0100011		_						233	350	
604	0110	0000100	_			—			33	200	400	
624	0110	0100100	_			—			33	200	400	
823	1000	0100011		_			—			266	400	
				66 N	MHZ CLKIN	I/PCI_CLK	Options					
242	0010	1000010	66	133	133	66	133	133	66	133	133	
322	0011	0100010	66	200	200	66	200	200	66	200	200	
224	0010	0100100	66	133	266	66	133	266	66	133	266	
422	0100	0100010	66	266	266	66	266	266	66	266	266	
323	0011	0100011		—		66	200	300	66	200	300	
223	0010	0100101		_			133	333	66	133	333	
522	0101	0100010	—			66	333	333	66	333	333	
304	0011	0000100	—			—			66	200	400	
324	0011	0100100	_			_			66	200	400	
403	0100	0000011				—			66	266	400	
423	0100	0100011		_			_		66	266	400	

Table 58. Suggested PLI	Configurations (continued)
-------------------------	----------------------------

<sup>1</sup> The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.
 <sup>2</sup> The input clock is CLKIN for PCI host mode or PCI\_CLK for PCI agent mode.



# 20 Thermal

This section describes the thermal specifications of the MPC8343EA.

# 20.1 Thermal Characteristics

.Table 59 provides the package thermal characteristics for the  $62029 \times 29$  mm PBGA of the MPC8343EA.

Parameter	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R <sub>0JA</sub>	21	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	$R_{\thetaJMA}$	15	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on single-layer board (1s)	R <sub>0JMA</sub>	17	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on four-layer board (2s2p)	R <sub>0JMA</sub>	12	°C/W	1, 3
Junction-to-board thermal	$R_{\theta JB}$	6	°C/W	4
Junction-to-case thermal	R <sub>0JC</sub>	5	°C/W	5
Junction-to-package natural convection on top	ΨJT	5	°C/W	6

Table 59. Package Thermal Characteristics for PBGA

#### Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 20.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 5 for I/O power dissipation values.

## 20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta IA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)



**Document Revision History** 

# 23 Document Revision History

This table provides a revision history of this document.

Rev. Number	Date	Substantive Change(s)
11	09/2011	<ul> <li>In Section 2.2, "Power Sequencing," added Section 2.2.1, "Power-Up Sequencing" and Figure 4.</li> <li>In Table 25, Table 29, and Table 27, removed the GTX_CLK125.</li> <li>In Table 30, updated t<sub>MDKHDX</sub> Max value from 170ns to 70ns.</li> </ul>
10	11/2010	<ul> <li>In Table 51, added overbar to LCS[4] and LCS[5] signals. In Table 51 added note for pin LGPL4.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, updated the list of open drain type pins.</li> </ul>
9	05/2010	<ul> <li>In Table 25 through Table 26, changed V<sub>IL</sub>(min) to V<sub>IH</sub>(max) to (20%–80%).</li> <li>Added Table 8, "EC_GTX_CLK125 AC Timing Specifications."</li> </ul>
8	5/2009	<ul> <li>In Section 18.1, "Package Parameters for the MPC8343EA PBGA, changed solder ball for TBGA and PBGA from 95.5 Sn/0.5 Cu/4 Ag to 96.5 Sn/3.5 Ag.</li> <li>In Table 53, added two columns for the DDR1 and DDR2 memory bus frequency.</li> <li>In Table 62, footnote 1, changed 667(TBGA) to 533(TBGA). footnote 4, added data rate for DDR1 and DDR2.</li> </ul>
7	2/2009	<ul> <li>Added footnote 6 to Table 7.</li> <li>In Section 9.2, "USB AC Electrical Specifications," clarified that AC table is for ULPI only.</li> <li>In Table 35, corrected t<sub>LBKHOV</sub> parameter to t<sub>LBKLOV</sub> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 18, Figure 20, and Figure 21 for output signals.</li> <li>Added footnote 10 to Table 51.</li> <li>In Table 51, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net."</li> <li>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list.</li> <li>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In Table 62, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 400 with a platform frequency of 266."</li> </ul>
6	4/2007	<ul> <li>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, "deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>
5	3/2007	<ul> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t<sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 38, "JTAG Interface Connection," updated with new figure.</li> <li>In Figure 38, "JTAG Interface Connection," updated with new figure.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>
4	12/2006	Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified T <sub>ddkhds</sub> for 333 MHz from 900 ps to 775 ps.