
# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e300   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 266MHz   |
| Co-Processors/DSP               | -  |
| RAM Controllers                 | DDR, DDR2  |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (3)  |
| SATA                            | -  |
| USB                             | USB 2.0 + PHY (2)  |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | 0°C ~ 105°C (TA)   |
| Security Features               | -  |
| Package / Case                  | 620-BBGA Exposed Pad   |
| Supplier Device Package         | 620-HBGA (29x29)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8343zqadd |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Can operate as a stand-alone USB host controller
  - USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
  - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects for eight external slaves
  - Up to eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
  - Three protocol engines on a per chip select basis:
    - General-purpose chip select machine (GPCM)
    - Three user-programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
  - Programmable highest priority request
  - Four groups of interrupts with programmable priority
  - External and internal interrupts directed to host processor
  - Redirects interrupts to external INTA pin in core disable mode.
  - Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - Handshaking (external control) signals for all channels: DMA\_DREQ[0:3], DMA\_DACK[0:3], DMA\_DDONE[0:3]
  - All channels accessible to local core and remote PCI masters



### Power Characteristics

supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 4.




Figure 4. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

# **3** Power Characteristics

The estimated typical power dissipation for the MPC8343EA device is shown in Table 4.

|      | Core<br>Frequency<br>(MHz) | CSB<br>Frequency<br>(MHz) | Typical at T <sub>J</sub> = 65 | Typical <sup>2,3</sup> | Maximum <sup>4</sup> | Unit |
|------|----------------------------|---------------------------|--------------------------------|------------------------|----------------------|------|
| PBGA | 266                        | 266                       | 1.3                            | 1.6                    | 1.8                  | W    |
|      |                            | 133                       | 1.1                            | 1.4                    | 1.6                  | W    |
|      | 400                        | 266                       | 1.5                            | 1.9                    | 2.1                  | W    |
|      |                            | 133                       | 1.4                            | 1.7                    | 1.9                  | W    |
|      | 400                        | 200                       | 1.5                            | 1.8                    | 2.0                  | W    |
|      |                            | 100                       | 1.3                            | 1.7                    | 1.9                  | W    |

 Table 4. MPC8343EA Power Dissipation<sup>1</sup>

<sup>1</sup> The values do not include I/O supply power (OV<sub>DD</sub>, LV<sub>DD</sub>, GV<sub>DD</sub>) or AV<sub>DD</sub>. For I/O power values, see Table 5.

<sup>2</sup> Typical power is based on a voltage of  $V_{DD}$  = 1.2 V, a junction temperature of  $T_J$  = 105°C, and a Dhrystone benchmark application.

<sup>3</sup> Thermal solutions may need to design to a value higher than typical power based on the end application, T<sub>A</sub> target, and I/O power.

<sup>4</sup> Maximum power is based on a voltage of V<sub>DD</sub> = 1.2 V, worst case process, a junction temperature of T<sub>J</sub> = 105°C, and an artificial smoke test.



#### DDR and DDR2 SDRAM

### Table 13 provides the DDR2 capacitance when $GV_{DD}(typ) = 1.8$ V.

### Table 13. DDR2 SDRAM Capacitance for GV<sub>DD</sub>(typ) = 1.8 V

| Parameter/Condition                          | Symbol           | Min | Мах | Unit | Notes |
|--|------------------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS, DQS       | C <sub>IO</sub>  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS, DQS | C <sub>DIO</sub> |     | 0.5 | pF   | 1     |

Note:

1. This parameter is sampled.  $GV_{DD}$  = 1.8 V ± 0.090 V, f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak-to-peak) = 0.2 V.

Table 14 provides the recommended operating conditions for the DDR SDRAM component(s) when  $GV_{DD}(typ) = 2.5 \text{ V}.$ 

### Table 14. DDR SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 2.5 V

| Parameter/Condition                             | Symbol            | Min                      | Мах                      | Unit | Notes |
|---|-------------------|--------------------------|--------------------------|------|-------|
| I/O supply voltage                              | GV <sub>DD</sub>  | 2.375                    | 2.625                    | V    | 1     |
| I/O reference voltage                           | MV <sub>REF</sub> | $0.49 	imes GV_{DD}$     | $0.51 	imes GV_{DD}$     | V    | 2     |
| I/O termination voltage                         | V <sub>TT</sub>   | MV <sub>REF</sub> – 0.04 | MV <sub>REF</sub> + 0.04 | V    | 3     |
| Input high voltage                              | V <sub>IH</sub>   | MV <sub>REF</sub> + 0.18 | GV <sub>DD</sub> + 0.3   | V    | _     |
| Input low voltage                               | V <sub>IL</sub>   | -0.3                     | MV <sub>REF</sub> – 0.18 | V    | —     |
| Output leakage current                          | I <sub>OZ</sub>   | -9.9                     | -9.9                     | μA   | 4     |
| Output high current (V <sub>OUT</sub> = 1.95 V) | I <sub>ОН</sub>   | -15.2                    | —                        | mA   | —     |
| Output low current (V <sub>OUT</sub> = 0.35 V)  | I <sub>OL</sub>   | 15.2                     | —                        | mA   | —     |

Notes:

1.  $\text{GV}_{\text{DD}}$  is expected to be within 50 mV of the DRAM  $\text{GV}_{\text{DD}}$  at all times.

2.  $MV_{REF}$  is expected to be equal to 0.5 ×  $GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

Table 15 provides the DDR capacitance when  $GV_{DD}(typ) = 2.5$  V.

### Table 15. DDR SDRAM Capacitance for GV<sub>DD</sub>(typ) = 2.5 V

| Parameter/Condition                     | Symbol           | Min | Мах | Unit | Notes |
|---|------------------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS       | C <sub>IO</sub>  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS | C <sub>DIO</sub> | —   | 0.5 | pF   | 1     |

Note:

1. This parameter is sampled.  $GV_{DD} = 2.5 V \pm 0.125 V$ , f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak-to-peak) = 0.2 V.



### 8.1.1 **TSEC DC Electrical Characteristics**

MII, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 23 and Table 24. The RGMII and RTBI signals in Table 24 are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

| Parameter            | Symbol                        | Conditions                         |                 | Min  | Max                    | Unit |
|----------------------|-------------------------------|------------------------------------|-----------------|------|------------------------|------|
| Supply voltage 3.3 V | LV <sub>DD</sub> <sup>2</sup> | _                                  |                 | 2.97 | 3.63                   | V    |
| Output high voltage  | V <sub>OH</sub>               | I <sub>OH</sub> = -4.0 mA          | $LV_{DD} = Min$ | 2.40 | LV <sub>DD</sub> + 0.3 | V    |
| Output low voltage   | V <sub>OL</sub>               | I <sub>OL</sub> = 4.0 mA           | $LV_{DD} = Min$ | GND  | 0.50                   | V    |
| Input high voltage   | V <sub>IH</sub>               | —                                  | _               | 2.0  | LV <sub>DD</sub> + 0.3 | V    |
| Input low voltage    | V <sub>IL</sub>               | —                                  | _               | -0.3 | 0.90                   | V    |
| Input high current   | I <sub>IH</sub>               | $V_{IN}^{1} = LV_{DD}$             |                 | _    | 40                     | μA   |
| Input low current    | ۱ <sub>IL</sub>               | V <sub>IN</sub> <sup>1</sup> = GND |                 | -600 |                        | μA   |

### Table 23. MII DC Electrical Characteristics

Notes:

1. The symbol  $V_{\text{IN}}$  in this case, represents the  $\text{LV}_{\text{IN}}$  symbol referenced in Table 1 and Table 2.

2. MII pins not needed for RGMII or RTBI operation are powered by the  $\ensuremath{\mathsf{OV}_{\text{DD}}}$  supply.

### Table 24. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

| Parameters           | Symbol           | Conditions                         |                        | Min       | Max                    | Unit |
|----------------------|------------------|------------------------------------|------------------------|-----------|------------------------|------|
| Supply voltage 2.5 V | LV <sub>DD</sub> | _                                  |                        | 2.37      | 2.63                   | V    |
| Output high voltage  | V <sub>OH</sub>  | I <sub>OH</sub> = -1.0 mA          | $LV_{DD} = Min$        | 2.00      | LV <sub>DD</sub> + 0.3 | V    |
| Output low voltage   | V <sub>OL</sub>  | I <sub>OL</sub> = 1.0 mA           | LV <sub>DD</sub> = Min | GND – 0.3 | 0.40                   | V    |
| Input high voltage   | V <sub>IH</sub>  | —                                  | LV <sub>DD</sub> = Min | 1.7       | LV <sub>DD</sub> + 0.3 | V    |
| Input low voltage    | V <sub>IL</sub>  | —                                  | LV <sub>DD</sub> = Min | -0.3      | 0.70                   | V    |
| Input high current   | I <sub>IH</sub>  | $V_{IN}^{1} = LV_{DD}$             |                        | —         | 10                     | μA   |
| Input low current    | IIL              | V <sub>IN</sub> <sup>1</sup> = GND |                        | -15       | _                      | μA   |

### Note:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.



Ethernet: Three-Speed Ethernet, MII Management

## 8.2 MII, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for MII, RGMII, and RTBI are presented in this section.

### 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.1.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

### Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V  $\pm$  10%.

| Parameter/Condition                             | Symbol <sup>1</sup>                 | Min | Тур | Max | Unit |
|---|-------------------------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps                     | t <sub>MTX</sub>                    | —   | 400 | —   | ns   |
| TX_CLK clock period 100 Mbps                    | t <sub>MTX</sub>                    | —   | 40  | —   | ns   |
| TX_CLK duty cycle                               | t <sub>MTXH/</sub> t <sub>MTX</sub> | 35  | —   | 65  | %    |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t <sub>MTKHDX</sub>                 | 1   | 5   | 15  | ns   |
| TX_CLK data clock rise (20%-80%)                | t <sub>MTXR</sub>                   | 1.0 | —   | 4.0 | ns   |
| TX_CLK data clock fall (80%-20%)                | t <sub>MTXF</sub>                   | 1.0 | —   | 4.0 | ns   |

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

### Figure 9 shows the MII transmit AC timing diagram.




Figure 9. MII Transmit AC Timing Diagram



Ethernet: Three-Speed Ethernet, MII Management

### 8.2.2 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.

### Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV\_{DD} of 2.5 V  $\pm$  5%.

| Parameter/Condition                                    | Symbol <sup>1</sup>                 | Min  | Тур | Max  | Unit |
|--|-------------------------------------|------|-----|------|------|
| Data to clock output skew (at transmitter)             | t <sub>SKRGT</sub>                  | -0.5 | —   | 0.5  | ns   |
| Data to clock input skew (at receiver) <sup>2</sup>    | t <sub>SKRGT</sub>                  | 1.0  | —   | 2.8  | ns   |
| Clock cycle duration <sup>3</sup>                      | t <sub>RGT</sub>                    | 7.2  | 8.0 | 8.8  | ns   |
| Duty cycle for 1000Base-T <sup>4, 5</sup>              | t <sub>RGTH</sub> /t <sub>RGT</sub> | 45   | 50  | 55   | %    |
| Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 5</sup> | t <sub>RGTH</sub> /t <sub>RGT</sub> | 40   | 50  | 60   | %    |
| Rise time (20%–80%)                                    | t <sub>RGTR</sub>                   | —    | —   | 0.75 | ns   |
| Fall time (80%–20%)                                    | t <sub>RGTF</sub>                   | _    | —   | 0.75 | ns   |

Notes:

1. In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).

2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned.

5. Duty cycle reference is  $LV_{DD}/2$ .






Figure 12 shows the RBMII and RTBI AC timing and multiplexing diagrams.

Figure 12. RGMII and RTBI AC Timing and Multiplexing Diagrams

### 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC)—MII/RGMII/RTBI Electrical Characteristics."

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 28 and Table 29.

| Parameter              | Symbol           | Conditions                 |                 | Min       | Мах                    | Unit |
|------------------------|------------------|----------------------------|-----------------|-----------|------------------------|------|
| Supply voltage (2.5 V) | LV <sub>DD</sub> | —                          |                 | 2.37      | 2.63                   | V    |
| Output high voltage    | V <sub>OH</sub>  | $I_{OH} = -1.0 \text{ mA}$ | $LV_{DD} = Min$ | 2.00      | LV <sub>DD</sub> + 0.3 | V    |
| Output low voltage     | V <sub>OL</sub>  | I <sub>OL</sub> = 1.0 mA   | $LV_{DD} = Min$ | GND – 0.3 | 0.40                   | V    |
| Input high voltage     | V <sub>IH</sub>  | —                          | $LV_{DD} = Min$ | 1.7       | —                      | V    |
| Input low voltage      | V <sub>IL</sub>  | —                          | $LV_{DD} = Min$ | -0.3      | 0.70                   | V    |

| Table 28. MII Management DC Electrical Characteristics Powered at 2.5 V |
|---|
|---|



USB

# 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8343EA.

# 9.1 USB DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the USB interface.

| Table 31 | . USB D | C Electrical | Characteristics |
|----------|---------|--------------|-----------------|
|----------|---------|--------------|-----------------|

| Parameter  | Symbol          | Min                    | Мах                    | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage                           | V <sub>IH</sub> | 2                      | OV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage                            | V <sub>IL</sub> | -0.3                   | 0.8                    | V    |
| Input current                                      | I <sub>IN</sub> | —                      | ±5                     | μA   |
| High-level output voltage, $I_{OH} = -100 \ \mu A$ | V <sub>OH</sub> | OV <sub>DD</sub> - 0.2 | —                      | V    |
| Low-level output voltage, $I_{OL} = 100 \ \mu A$   | V <sub>OL</sub> | —                      | 0.2                    | V    |

# 9.2 USB AC Electrical Specifications

Table 32 describes the general timing parameters of the USB interface of the MPC8343EA.

Table 32. USB General Timing Parameters (ULPI Mode Only)

| Parameter                              | Symbol <sup>1</sup> | Min | Мах | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| USB clock cycle time                   | t <sub>USCK</sub>   | 15  | _   | ns   | 2–5   |
| Input setup to USB clock—all inputs    | t <sub>USIVKH</sub> | 4   | _   | ns   | 2–5   |
| Input hold to USB clock—all inputs     | t <sub>USIXKH</sub> | 1   | -   | ns   | 2–5   |
| USB clock to output valid—all outputs  | t <sub>USKHOV</sub> | —   | 7   | ns   | 2–5   |
| Output hold from USB clock—all outputs | t <sub>USKHOX</sub> | 2   | _   | ns   | 2–5   |

Notes:

 The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>USIXKH</sub> symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

2. All timings are in reference to USB clock.

3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.

4. Input timings are measured at the pin.

5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.



# 10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8343EA.

| Parameter   | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time  | t <sub>LBK</sub>     | 7.5 |     | ns   | 2     |
| Input setup to local bus clock (except LUPWAIT)             | t <sub>LBIVKH1</sub> | 1.5 | —   | ns   | 3, 4  |
| LUPWAIT input setup to local bus clock                      | t <sub>LBIVKH2</sub> | 2.2 | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LUPWAIT)            | t <sub>LBIXKH1</sub> | 1.0 | —   | ns   | 3, 4  |
| LUPWAIT Input hold from local bus clock                     | t <sub>LBIXKH2</sub> | 1.0 | —   | ns   | 3, 4  |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT1</sub> | 1.5 | —   | ns   | 5     |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT2</sub> | 3   | —   | ns   | 6     |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT3</sub> | 2.5 | —   | ns   | 7     |
| Local bus clock to LALE rise                                | t <sub>LBKHLR</sub>  |     | 4.5 | ns   | —     |
| Local bus clock to output valid (except LAD/LDP and LALE)   | t <sub>LBKHOV1</sub> |     | 4.5 | ns   | —     |
| Local bus clock to data valid for LAD/LDP                   | t <sub>LBKHOV2</sub> |     | 4.5 | ns   | 3     |
| Local bus clock to address valid for LAD                    | t <sub>LBKHOV3</sub> |     | 4.5 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)  | t <sub>LBKHOX1</sub> | 1   | —   | ns   | 3     |
| Output hold from local bus clock for LAD/LDP                | t <sub>LBKHOX2</sub> | 1   | —   | ns   | 3     |
| Local bus clock to output high impedance for LAD/LDP        | t <sub>LBKHOZ</sub>  | _   | 3.8 | ns   | 8     |

### Table 34. Local Bus General Timing Parameters—DLL On

### Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

- 2. All timings are in reference to the rising edge of LSYNC\_IN.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to 0.4 ×  $OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

| Parameter   | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time  | t <sub>LBK</sub>     | 15  | _   | ns   | 2     |
| Input setup to local bus clock                              | t <sub>LBIVKH</sub>  | 7   | _   | ns   | 3, 4  |
| Input hold from local bus clock                             | t <sub>LBIXKH</sub>  | 1.0 | _   | ns   | 3, 4  |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT1</sub> | 1.5 | _   | ns   | 5     |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT2</sub> | 3   | _   | ns   | 6     |
| LALE output fall to LAD output transition (LATCH hold time) | t <sub>LBOTOT3</sub> | 2.5 | _   | ns   | 7     |
| Local bus clock to output valid                             | t <sub>LBKLOV</sub>  |     | 3   | ns   | 3     |
| Local bus clock to output high impedance for LAD/LDP        | t <sub>LBKHOZ</sub>  |     | 4   | ns   | 8     |

### Table 35. Local Bus General Timing Parameters—DLL Bypass<sup>9</sup>

### Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

- 2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin equals to the load on the LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 16 provides the AC test load for the local bus.




Figure 16. Local Bus C Test Load



Local Bus




Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)



# 12 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

# **12.1** I<sup>2</sup>C DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8343EA.

### Table 38. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

| Parameter  | Symbol              | Min                   | Max                               | Unit | Notes |
|--|---------------------|-----------------------|-----------------------------------|------|-------|
| Input high voltage level   | V <sub>IH</sub>     | $0.7 \times OV_{DD}$  | OV <sub>DD</sub> + 0.3            | V    | —     |
| Input low voltage level  | V <sub>IL</sub>     | -0.3                  | $0.3\times \text{OV}_{\text{DD}}$ | V    | _     |
| Low level output voltage   | V <sub>OL</sub>     | 0                     | $0.2\times\text{OV}_{\text{DD}}$  | V    | 1     |
| Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF            | t <sub>I2KLKV</sub> | $20 + 0.1 \times C_B$ | 250                               | ns   | 2     |
| Pulse width of spikes which must be suppressed by the input filter                                       | t <sub>i2KHKL</sub> | 0                     | 50                                | ns   | 3     |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max) | lı                  | -10                   | 10                                | μA   | 4     |
| Capacitance for each I/O pin   | Cl                  | —                     | 10                                | pF   | —     |

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8349EA Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 39 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8343EA. Note that all values refer to  $V_{IH}(min)$  and  $V_{IL}(max)$  levels (see Table 38).

### Table 39. I<sup>2</sup>C AC Electrical Specifications

| Parameter  | Symbol <sup>1</sup> | Min              | Мах                  | Unit |
|--|---------------------|------------------|----------------------|------|
| SCL clock frequency  | f <sub>I2C</sub>    | 0                | 400                  | kHz  |
| Low period of the SCL clock  | t <sub>I2CL</sub>   | 1.3              | —                    | μS   |
| High period of the SCL clock   | t <sub>I2CH</sub>   | 0.6              | —                    | μs   |
| Setup time for a repeated START condition  | t <sub>I2SVKH</sub> | 0.6              | —                    | μs   |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t <sub>I2SXKL</sub> | 0.6              | —                    | μs   |
| Data setup time  | t <sub>I2DVKH</sub> | 100              | —                    | ns   |
| Data hold time:CBUS compatible masters<br>I <sup>2</sup> C bus devices                       | t <sub>i2DXKL</sub> | $\overline{0^2}$ | <br>0.9 <sup>3</sup> | μs   |

| Parameter   | Symbol <sup>1</sup> | Min                  | Max | Unit |
|---|---------------------|----------------------|-----|------|
| Fall time of both SDA and SCL signals <sup>5</sup>                              | t <sub>I2CF</sub>   | _                    | 300 | ns   |
| Setup time for STOP condition   | t <sub>I2PVKH</sub> | 0.6                  | —   | μs   |
| Bus free time between a STOP and START condition                                | t <sub>I2KHDX</sub> | 1.3                  | —   | μs   |
| Noise margin at the LOW level for each connected device (including hysteresis)  | V <sub>NL</sub>     | $0.1 \times OV_{DD}$ | _   | V    |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V <sub>NH</sub>     | $0.2 \times OV_{DD}$ | —   | V    |

### Table 39. I<sup>2</sup>C AC Electrical Specifications (continued)

Notes:

- 1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the stop condition (P) reaches the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>
- The device provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum  $t_{I2DVKH}$  must be met only if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
- 4.  $C_B$  = capacitance of one bus line in pF.
- 5.)The device does not follow the "I2C-BUS Specifications" version 2.1 regarding the tI2CF AC parameter.

Figure 28 provides the AC test load for the  $I^2C$ .




Figure 28. I<sup>2</sup>C AC Test Load

Figure 29 shows the AC timing diagram for the  $I^2C$  bus.




Figure 29. I<sup>2</sup>C Bus AC Timing Diagram

Figure 31 shows the PCI input AC timing diagram.





Figure 31. PCI Input AC Timing Diagram

Figure 32 shows the PCI output AC timing diagram.



# 14 Timers

This section describes the DC and AC electrical specifications for the timers.

### 14.1 Timer DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the MPC8343EA timer pins, including TIN,  $\overline{\text{TOUT}}$ , TGATE, and RTC\_CLK.

| Parameter           | Symbol          | Condition                 | Min  | Мах                    | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage  | V <sub>IH</sub> | —                         | 2.0  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | —                         | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | —                         | —    | ±5                     | μA   |
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA  | —    | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub> | l <sub>OL</sub> = 3.2 mA  | —    | 0.4                    | V    |

**Table 43. Timer DC Electrical Characteristics** 



Package and Pin Listings

| Table 51. MPC8343EA | (PBGA) Pinou | t Listing (continued) |
|---------------------|--------------|-----------------------|
|---------------------|--------------|-----------------------|

| Signal                        | Package Pin Number  | Pin Type | Power<br>Supply  | Notes |
|-------------------------------|---|----------|------------------|-------|
| MECC[0:4]/MSRCID[0:4]         | AG13, AE14, AH12, AH10, AE15  | I/O      | GV <sub>DD</sub> | _     |
| MECC[5]/MDVAL                 | AH14  | I/O      | GV <sub>DD</sub> |       |
| MECC[6:7]                     | AE13, AH11  | I/O      | GV <sub>DD</sub> |       |
| MDM[0:3]                      | AG28, AG24, AF20, AG17  | 0        | GV <sub>DD</sub> |       |
| MDM[8]                        | AG12  | 0        | GV <sub>DD</sub> |       |
| MDQS[0:3]                     | AE27, AE26, AE20, AH18  | I/O      | GV <sub>DD</sub> | —     |
| MDQS[8]                       | AH13  | I/O      | GV <sub>DD</sub> | —     |
| MBA[0:1]                      | AF10, AF11  | 0        | GV <sub>DD</sub> | —     |
| MA[0:14]                      | AF13, AF15, AG16, AD16, AF17, AH20,<br>AH19, AH21, AD18, AG21, AD13, AF21,<br>AF22, AE1, AA5  | 0        | GV <sub>DD</sub> | _     |
| MWE                           | AD10  | 0        | GV <sub>DD</sub> | —     |
| MRAS                          | AF7   | 0        | GV <sub>DD</sub> | —     |
| MCAS                          | AG6   | 0        | GV <sub>DD</sub> | —     |
| MCS[0:3]                      | AE7, AH7, AH4, AF2  | 0        | GV <sub>DD</sub> | —     |
| MCKE[0:1]                     | AG23, AH23  | 0        | GV <sub>DD</sub> | 3     |
| MCK[0:3]                      | AH15, AE24, AE2, AF14   | 0        | GV <sub>DD</sub> |       |
| MCK[0:3]                      | AG15, AD23, AE3, AG14   | 0        | GV <sub>DD</sub> | —     |
| MODT[0:3]                     | AG5, AD4, AH6, AF4  | 0        | GV <sub>DD</sub> | —     |
| MBA[2]                        | AD22  | 0        | GV <sub>DD</sub> | —     |
| MDICO                         | AG11  | I/O      | —                | 9     |
| MDIC1                         | AF12  | I/O      | —                | 9     |
|                               | Local Bus Controller Interface  |          |                  |       |
| LAD[0:31]                     | T4, T5, T1, R2, R3, T2, R1, R4, P1, P2,<br>P3, P4, N1, N4, N2, N3, M1, M2, M3, N5,<br>M4, L1, L2, L3, K1, M5, K2, K3, J1, J2,<br>L5, J3 | I/O      | OV <sub>DD</sub> | —     |
| LDP[0]/CKSTOP_OUT             | H1  | I/O      | OV <sub>DD</sub> | -     |
| LDP[1]/CKSTOP_IN              | К5  | I/O      | OV <sub>DD</sub> | -     |
| LDP[2]/LCS[4]                 | H2  | I/O      | OV <sub>DD</sub> | -     |
| LDP[3]/LCS[5]                 | G1  | I/O      | OV <sub>DD</sub> | -     |
| LA[27:31]                     | J4, H3, G2, F1, G3  | 0        | OV <sub>DD</sub> | -     |
| LCS[0:3]                      | J5, H4, F2, E1  | 0        | OV <sub>DD</sub> | -     |
| LWE[0:3]/LSDDQM[0:3]/LBS[0:3] | F3, G4, D1, E2  | 0        | OV <sub>DD</sub> | —     |



Package and Pin Listings

| Signal                      | Package Pin Number                     | Pin Type | Power<br>Supply   | Notes |
|-----------------------------|--|----------|-------------------|-------|
|                             | USB                                    |          |                   |       |
| DR_D0_ENABLEN               | C28                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D1_SER_TXD               | F25                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D2_VMO_SE0               | B28                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D3_SPEED                 | C27                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D4_DP                    | D26                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D5_DM                    | E25                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D6_SER_RCV               | C26                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_D7_DRVVBUS               | D25                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_SESS_VLD_NXT             | B26                                    | I        | OV <sub>DD</sub>  | —     |
| DR_XCVR_SEL_DPPULLUP        | E24                                    | I/O      | OV <sub>DD</sub>  | —     |
| DR_STP_SUSPEND              | A27                                    | 0        | OV <sub>DD</sub>  | —     |
| DR_RX_ERROR_PWRFAULT        | C25                                    | I        | OV <sub>DD</sub>  | —     |
| DR_TX_VALID_PCTL0           | A26                                    | 0        | OV <sub>DD</sub>  | —     |
| DR_TX_VALIDH_PCTL1          | B25                                    | 0        | OV <sub>DD</sub>  | —     |
| DR_CLK                      | A25                                    | I        | OV <sub>DD</sub>  | —     |
|                             | Programmable Interrupt Controller      |          |                   |       |
| MCP_OUT                     | E8                                     | 0        | $OV_{DD}$         | 2     |
| IRQ0/MCP_IN/GPIO2[12]       | J28                                    | I/O      | $OV_{DD}$         |       |
| IRQ[1:5]/GPIO2[13:17]       | K25, J25, H26, L24, G27                | I/O      | OV <sub>DD</sub>  |       |
| IRQ[6]/GPIO2[18]/CKSTOP_OUT | G28                                    | I/O      | $OV_{DD}$         |       |
| IRQ[7]/GPIO2[19]/CKSTOP_IN  | J26                                    | I/O      | OV <sub>DD</sub>  | —     |
|                             | Ethernet Management Interface          |          |                   |       |
| EC_MDC                      | Y24                                    | 0        | LV <sub>DD1</sub> |       |
| EC_MDIO                     | Y25                                    | I/O      | LV <sub>DD1</sub> | 11    |
|                             | Gigabit Reference Clock                |          |                   |       |
| EC_GTX_CLK125               | Y26                                    | I        | LV <sub>DD1</sub> |       |
| Three-S                     | speed Ethernet Controller (Gigabit Eth | ernet 1) |                   |       |
| TSEC1_COL/GPIO2[20]         | M26                                    | I/O      | OV <sub>DD</sub>  | —     |
| TSEC1_CRS/GPIO2[21]         | U25                                    | I/O      | LV <sub>DD1</sub> | —     |
| TSEC1_GTX_CLK               | V24                                    | 0        | LV <sub>DD1</sub> | 3     |
| TSEC1_RX_CLK                | U26                                    | I        | LV <sub>DD1</sub> | —     |

### Table 51. MPC8343EA (PBGA) Pinout Listing (continued)



Clocking

|  |      |  | Ir    | nput Clock Fr | equency (MHz | ) <sup>2</sup> |
|--|------|--|-------|---------------|--------------|----------------|
| CFG_CLKIN_DIV<br>at Reset <sup>1</sup> | SPMF | <i>csb_clk</i> :<br>Input Clock Ratio <sup>2</sup> | 16.67 | 25            | 33.33        | 66.67          |
|  |      |  |       | csb_clk Free  | quency (MHz) |                |
| High                                   | 0010 | 2:1  |       |               |              | 133            |
| High                                   | 0011 | 3 : 1  |       |               | 100          | 200            |
| High                                   | 0100 | 4 : 1  |       |               | 133          | 266            |
| High                                   | 0101 | 5 : 1  |       |               | 166          | 333            |
| High                                   | 0110 | 6 : 1  |       |               | 200          |                |
| High                                   | 0111 | 7:1  |       |               | 233          |                |
| High                                   | 1000 | 8 : 1  |       |               |              |                |

### Table 55. CSB Frequency Options for Host Mode (continued)

<sup>1</sup> CFG\_CLKIN\_DIV selects the ratio between CLKIN and PCI\_SYNC\_OUT.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

### Table 56. CSB Frequency Options for Agent Mode

|  | SPMF |  | Input Clock Frequency (MHz) <sup>2</sup> |                                |       |       |  |
|--|------|--|--|--------------------------------|-------|-------|--|
| CFG_CLKIN_DIV<br>at Reset <sup>1</sup> |      | <i>csb_clk</i> :<br>Input Clock Ratio <sup>2</sup> | 16.67                                    | 25                             | 33.33 | 66.67 |  |
|  |      |  |  | <i>csb_clk</i> Frequency (MHz) |       |       |  |
| Low                                    | 0010 | 2 : 1  |  |                                |       | 133   |  |
| Low                                    | 0011 | 3 : 1  |  |                                | 100   | 200   |  |
| Low                                    | 0100 | 4 : 1  |  | 100                            | 133   | 266   |  |
| Low                                    | 0101 | 5 : 1  |  | 125                            | 166   | 333   |  |
| Low                                    | 0110 | 6 : 1  | 100                                      | 150                            | 200   |       |  |
| Low                                    | 0111 | 7:1  | 116                                      | 175                            | 233   |       |  |
| Low                                    | 1000 | 8 : 1  | 133                                      | 200                            | 266   |       |  |
| Low                                    | 1001 | 9:1  | 150                                      | 225                            | 300   |       |  |
| Low                                    | 1010 | 10 : 1   | 166                                      | 250                            | 333   |       |  |
| Low                                    | 1011 | 11 : 1   | 183                                      | 275                            |       |       |  |
| Low                                    | 1100 | 12 : 1   | 200                                      | 300                            |       |       |  |
| Low                                    | 1101 | 13 : 1   | 216                                      | 325                            |       |       |  |
| Low                                    | 1110 | 14 : 1   | 233                                      |                                |       |       |  |
| Low                                    | 1111 | 15 : 1   | 250                                      |                                |       |       |  |
| Low                                    | 0000 | 16 : 1   | 266                                      |                                |       |       |  |
| High                                   | 0010 | 4 : 1  |  | 100                            | 133   | 266   |  |



Clocking

| RCWL[COREPLL] |      | -] | core alky ach alk Patia                | VCO Divider <sup>1</sup> |  |  |
|---------------|------|----|--|--------------------------|--|--|
| 0–1           | 2–5  | 6  | <i>core_clk</i> : <i>csb_clk</i> Ratio | vco Divider              |  |  |
| 00            | 0010 | 0  | 2:1                                    | 2                        |  |  |
| 01            | 0010 | 0  | 2:1                                    | 4                        |  |  |
| 10            | 0010 | 0  | 2:1                                    | 8                        |  |  |
| 11            | 0010 | 0  | 2:1                                    | 8                        |  |  |
| 00            | 0010 | 1  | 2.5:1                                  | 2                        |  |  |
| 01            | 0010 | 1  | 2.5:1                                  | 4                        |  |  |
| 10            | 0010 | 1  | 2.5:1                                  | 8                        |  |  |
| 11            | 0010 | 1  | 2.5:1                                  | 8                        |  |  |
| 00            | 0011 | 0  | 3:1                                    | 2                        |  |  |
| 01            | 0011 | 0  | 3:1                                    | 4                        |  |  |
| 10            | 0011 | 0  | 3:1                                    | 8                        |  |  |
| 11            | 0011 | 0  | 3:1                                    | 8                        |  |  |

Table 57. e300 Core PLL Configuration (continued)

<sup>1</sup> Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

## 19.3 Suggested PLL Configurations

Table 58 shows suggested PLL configurations for 33 and 66 MHz input clocks, when CFG\_CLKIN\_DIV is low at reset.

|                              | RCWL |             | 266 MHz Device                               |                      | 333 MHz Device        |  |                      | 400 MHz Device        |  |                      |                       |
|------------------------------|------|-------------|--|----------------------|-----------------------|--|----------------------|-----------------------|--|----------------------|-----------------------|
| Ref<br>No. <sup>1</sup>      | SPMF | CORE<br>PLL | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) |
| 33 MHz CLKIN/PCI_CLK Options |      |             |  |                      |                       |  |                      |                       |  |                      |                       |
| 343                          | 0011 | 1000011     | 33   | 100                  | 150                   | 33   | 100                  | 150                   | 33   | 100                  | 150                   |
| 324                          | 0011 | 0100100     | 33   | 100                  | 200                   | 33   | 100                  | 200                   | 33   | 100                  | 200                   |
| 423                          | 0100 | 0100011     | 33   | 133                  | 200                   | 33   | 133                  | 200                   | 33   | 133                  | 200                   |
| 622                          | 0110 | 0100010     | 33   | 200                  | 200                   | 33   | 200                  | 200                   | 33   | 200                  | 200                   |
| 523                          | 0101 | 0100011     | 33   | 166                  | 250                   | 33   | 166                  | 250                   | 33   | 166                  | 250                   |
| 424                          | 0100 | 0100100     | 33   | 133                  | 266                   | 33   | 133                  | 266                   | 33   | 133                  | 266                   |
| 822                          | 1000 | 0100010     | 33   | 266                  | 266                   | 33   | 266                  | 266                   | 33   | 266                  | 266                   |

Table 58. Suggested PLL Configurations



| Heat Sink Assuming Thermel Crosse                                   | Air Flow | 29 × 29 mm PBGA    |  |  |
|---|----------|--------------------|--|--|
| Heat Sink Assuming Thermal Grease                                   |          | Thermal Resistance |  |  |
| MEI, $75 \times 85 \times 12$ no adjacent board, extrusion          | 1 m/s    | 7.7                |  |  |
| MEI, $75 \times 85 \times 12$ no adjacent board, extrusion          | 2 m/s    | 6.6                |  |  |
| MEI, $75 \times 85 \times 12$ mm, adjacent board, 40 mm side bypass | 1 m/s    | 6.9                |  |  |

### Table 60. Heat Sink and Thermal Resistance of MPC8343EA (PBGA) (continued)

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

| Aavid Thermalloy<br>80 Commercial St.<br>Concord, NH 03301<br>Internet: www.aavidthermalloy.com                               | 603-224-9988 |
|---|--------------|
| Alpha Novatech<br>473 Sapena Ct. #12<br>Santa Clara, CA 95054<br>Internet: www.alphanovatech.com                              | 408-567-8082 |
| International Electronic Research Corporation (IERC)<br>413 North Moss St.<br>Burbank, CA 91502<br>Internet: www.ctscorp.com  | 818-842-7277 |
| Millennium Electronics (MEI)<br>Loroco Sites<br>671 East Brokaw Road<br>San Jose, CA 95112<br>Internet: www.mei-thermal.com   | 408-436-8770 |
| Tyco Electronics<br>Chip Coolers <sup>TM</sup><br>P.O. Box 3668<br>Harrisburg, PA 17105-3668<br>Internet: www.chipcoolers.com | 800-522-2800 |
| Wakefield Engineering<br>33 Bridge St.<br>Pelham, NH 03076<br>Internet: www.wakefield.com                                     | 603-635-5102 |

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2006–2011 Freescale Semiconductor, Inc.

Document Number: MPC8343EAEC Rev. 11 09/2011



