



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f8410-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0** "Oscillator Configurations" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



3.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits, IRCF<2:0>, select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC post-scaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. Resets, the default output frequency of the internal oscillator block, are set at 1 MHz.

When an output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock, or the internal oscillator block has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

3.7.2 OSCILLATOR TRANSITIONS

PIC18F6310/6410/8310/8410 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0				
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0				
bit 7							bit 0				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 7	IDLEN: Idle E	Enable bit									
	1 = Device e	nters Idle mode	e on SLEEP ir	struction							
	0 = Device e	nters Sleep mo	ode on SLEEP	instruction							
bit 6-4	IRCF<2:0>: I	nternal Oscillat	or Frequency	Select bits							
	111 = 8 MHz	(INTOSC drive	es clock direct	ily)							
	110 = 4 MHz 101 = 2 MHz										
	100 = 2 MHz	101 = 2 MIRZ $100 = 1 \text{ MHz}^{(3)}$									
	011 = 500 kH	011 = 500 kHz									
	010 = 250 kH	010 = 250 kHz									
	001 = 125 kH	01 = 125 kHz									
hit 0			n USC/250 0	i in i RC direct	iy)(/						
DIL S		USIS: Uscillator Start-up Time-out Status bit''									
	0 = Oscillator	r Start-up Time	r time-out is r	unning; primar	y oscillator is no	t ready					
bit 2	IOFS: INTOS	C Frequency S	stable bit								
	1 = INTOSC	1 = INTOSC frequency is stable									
0 = INTOSC frequency is not stable											
bit 1-0	SCS<1:0>: S	ystem Clock Se	elect bits								
	1x = Internal	1x = Internal oscillator block									
	01 = Seconda	01 = Secondary (Timer1) oscillator									
	00 = Primary	oscillator									
Note 1:	Depends on the st	ate of the IESC	Configuratio	n bit.							
2:	2: Source selected by the INTSRC bit (OSCTUNE<7>), see Section 3.6.3 "OSCTUNE Register".						ter".				

REGISTER 3-2: OSCCON: OSCILLATOR CONTROL REGISTER

3: Default output frequency of INTOSC on Reset.

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 6.1.2 "Program Counter").

Figure 6-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 6-5 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

				LSB = 1	LSB = 0	
	Program N	lemory	Γ			000000h
	Byte Locations \rightarrow					000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h	Γ	EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 4	56h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

FIGURE 6-5: INSTRUCTIONS IN PROGRAM MEMORY

6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note:	See Section 6.5 "Data Memory and the					
	Extended Instruction Set" f	for				
	information on two-word instructions	in				
	the extended instruction set.					

EXAMPLE 6-4:	TWO-WORD INSTRUCTIONS

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1,	REG2 ; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1,	REG2 ; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

7.0 PROGRAM MEMORY

For PIC18FX310/X410 devices, the on-chip program memory is implemented as read-only memory. It is readable over the entire VDD range during normal operation; it cannot be written to or erased. Reads from program memory are executed one byte at a time.

PIC18F8410 devices also implement the ability to read, write to and execute code from external memory devices using the external memory interface. In this implementation, external memory is used as all or part of the program memory space. The operation of the physical interface is discussed in **Section 8.0 "External Memory Interface"**.

In all devices, a value written to the program memory space does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

To read and write to the program memory space, there are two operations that allow the processor to move bytes between the program memory space and the data RAM: table read (TBLRD) and table write (TBLWT).

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and places it into the data RAM space. Table write operations place data from the data memory space on the external data bus. The actual process of writing the data to the particular memory device is determined by the requirements of the device itself. Figure 7-1 shows the table operations as they relate to program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into an external program memory, program instructions will need to be word-aligned.

Note: Although it cannot be used in PIC18F6310 devices in normal operation, the TBLWT instruction is still implemented in the instruction set. Executing the instruction takes two instruction cycles, but effectively results in a NOP. The TBLWT instruction is available in programming modes and is used during In-Circuit Serial Programming (ICSP).

FIGURE 7-1: TABLE READ AND TABLE WRITE OPERATIONS



11.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide, bidirectional port. The corresponding Data Direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Output Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with USART functions (Table 11-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. The sixth pin of PORTG (RG5/MCLR/VPP) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RG5 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RG5 is enabled as				
	a digital input only if Master Clear				
	functionality is disabled. All other 5 pins				
	are configured as digital inputs.				

EXAMPI	_E 11-7:		INITIALIZING PORTG
CLRF	PORTG	;	Initialize PORTG by
		;	clearing output
		;	data latches
CLRF	LATG	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0x04	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISG	;	Set RG1:RG0 as outputs
		;	RG2 as input
		;	RG4:RG3 as inputs

15.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- · Synchronous counter
- · Asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



FIGURE 15-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



16.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F6310/6410/8310/8410 devices have three CCP (Capture/Compare/PWM) modules, labelled CCP1, CCP2 and CCP3. All modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

Each CCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP2, but are equally applicable to CCP1 and CCP3.

REGISTER 16-1: CCPxCON: CCP1/CCP2/CCP3 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DCxB<1:0>: PWM Duty Cycle bit 1 and bit 0 for CCP Module x
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM Duty Cycle register. The eight Most Significant bits (DCx<9:2>) of the PWM Duty Cycle are found in CCPRxL.
bit 3-0	CCPxM<3:0>: CCP Module x Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode, toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4th fising edge
	1000 = Compare mode, every four fising edge
	(CCPxIF bit is set)
	1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low
	(CCPxIF bit is set)
	1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set,
	CCPx pin reflects I/O state)
	1011 = Compare mode: trigger special event, reset timer, start A/D conversion on
	11 DW/M mode
	TTYY - I MMILLIOUE
Note 1:	The Special Event Trigger on CCP1 will reset the timer but not start an A/D conversion on a CCP1 match.

2: For CCP3, the Special Event Trigger is not available. This mode functions the same as Compare Generate Interrupt mode (CCP3M<3:0> = 1010).

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS BRA MOVF	SSPSTAT, BF LOOP SSPBUF, W	<pre>;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSPBUF</pre>
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

Note 1: The SSPBUF register cannot be used with read-modify-write instructions, such as BCF, BTFSC and COMF, etc.

2: To avoid lost data in Master mode, a read of the SSPBUF must be performed to clear the Buffer Full (BF) detect bit (SSPSTAT<0>) between each transmission.

						,		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
	bit 7		•	•				bit 0
bit 7	GCEN: Ge	neral Call Er	nable bit (Sla	ave mode on	ly)			
	1 = Enable	interrupt wh	ien a genera	I call addres	s (0000h) is	received in	the SSPSR	
hit 6			s usableu na Status hit	(Master Tra	nsmit mode	only)		
	1 = Acknow	vledge was i	not received	from slave		Unity)		
	0 = Acknow	wledge was r	received from	n slave				
bit 5	ACKDT: A	cknowledge	Data bit (Ma	ster Receive	e mode only)	(1)		
	1 = Not Ac	knowledge						
	0 = Acknow	wledge					(2)	
bit 4	ACKEN: A	cknowledge	Sequence E	nable bit (N		e mode onl		- hit:
	autom	atically clear	ed by hardw	are	u SOL pins a		ACKDT ual	a Dit,
	0 = Ackno	wledge sequ	ience Idle					
bit 3	RCEN: Re	ceive Enable	e bit (Master	mode only)(2)			
	1 = Enable	s Receive m	ode for I ² C					
hit 2		Condition E	nabla bit (Mr	astor modo ((2)			
	1 - Initiata				niiy), ,	ally closed l		
	1 = 1000 = Stop co	ondition Idle	on on SDA a	and SCL pins	s, automatica	ally cleared i	by nardware	
bit 1	RSEN: Re	peated Start	Condition E	nable bit (Ma	aster mode c	only) ⁽²⁾		
	1 = Initiate 0 = Repea	e Repeated S ated Start cor	Start condition	n on SDA ar	id SCL pins;	automatical	ly cleared by	hardware.
bit 0	SEN: Start	Condition E	nable/Stretcl	h Enable bit	2)			
	In Master r	node:	0.0.0				L	
	1 = Initiate	Start condition	on on SDA a	and SCL pin:	s; automatica	ally cleared	by hardware	
	In Slave m	ode:						
	1 = Clock s	stretching is	enabled for l	both slave tr	ansmit and s	lave receive	e (stretch ena	abled)
	0 = Clock s	stretching is	disabled					
Note	1: Value that a receive	at will be trar e.	nsmitted whe	en the user ir	nitiates an Ao	cknowledge	sequence at	the end of
	2: If the I ² C may not	c module is n be written (o	ot in Idle mo or writes to th	ode, this bit r ne SSPBUF	nay not be s are disabled	et (no spooli).	ing) and the	SSPBUF

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE)

17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).

















22.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram is of the module shown in Figure 22-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss, or an external voltage reference.

22.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 22-1). The Comparator Voltage Reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the Comparator Voltage Reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR<3:0>)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVDD x 1/4) + (((CVR<3:0>)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in **Section 27.0 "Electrical Characteristics"**).

REGISTER 22-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit powered on
	0 = CVREF circuit powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾
	 1 = CVREF voltage level is also output on the RF5/AN10/CVREF pin 0 = CVREF voltage is disconnected from the RF5/AN10/CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit
	1 = 0 CVRsRc to 0.667 CVRsRc, with CVRsRc/24 step size
	0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size
bit 4	CVRSS: Comparator VREF Source Selection bit
	1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-) 0 = Comparator reference source, CVRSRC = VDD – VSS
bit 3-0	CVR<3:0>: Comparator VREF Value Selection bits ($0 \le (CVR<3:0>) \le 15$)
	When CVRR = 1:
	$CVREF = ((CVR<3:0>)/24) \bullet (CVRSRC)$
	When CVRR = 0:
	CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) • (CVRSRC)

Note 1: CVROE overrides the TRISF<5> bit setting if enabled for output; RF5 must also be configured as an input by setting TRISF<5> to '1'.

CPFSGT		Compare f with W, skip if f > W					
Syntax:		CPFSGT	f {,a}				
Operands:		$0 \leq f \leq 255$					
		a ∈ [0,1]					
Operation:		(f) – (W), skip if (f) > ((unsigned c	(f) – (W), skip if (f) > (W) (unsigned comparison)				
Status Affect	ted:	None					
Encoding:		0110	010a ff:	ff	ffff		
Description: Words:		Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 for details.					
Cvcles [.]		1(2)					
Q Cycle Ac	tivity:	Note: 3 cy by a	cles if skip and 2-word instru	d follo ction	owed		
Q	1	Q2	Q3	1	Q4		
Dece	ode	Read	Process	00	No		
lf skin [.]		register i	Dala	υþ	eration		
n 3kip. O	1	Q2	Q3		Q4		
N	ว	No	No		No		
opera	ation	operation	operation	ор	eration		
If skip and f	ollowed	by 2-word ins	struction:				
Q	1	Q2	Q3		Q4		
N	D I	No	No		No		
opera	ation	operation	operation	ор	eration		
opera	o ation	N0 operation	NO operation	ор	NO		
Example:		HERE NGREATER GREATER	CPFSGT RE :	G,	0		
Before	Instruct	ion					
P	2	= Ad	dress (HERE)			
W		= ?					
After In	structio	า					
lf	REG	> W;					
	PC	= Ad	dress (GREA	TER)			
lf	REG PC	≤ W; = Ad	dress (NGRE	ATEF	٤)		

CPF	SLT	Compare f with W, skip if f < W					
Synta	ax:	CPFSLT	CPFSLT f {,a}				
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:		(f) – (W), skip if (f) < (unsigned o	(f) – (W), skip if (f) < (W) (unsigned comparison)				
Statu	s Affected:	None					
Enco	ding:	0110	000a ffi	ff ffff			
Desc	ription:	Compares location 'f' performing If the conte contents of instruction executed in two-cycle in If 'a' is '0', t If 'a' is '1', t GPR bank.	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank				
Word	ls:	1					
Cycles:		1(2) Note: 3 cyc by a	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf als	in:	register 'f'	Data	operation			
II SK	ιμ. Ο1	02	03	04			
	No	No.	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	d by 2-word in	struction:				
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	operation	operation	operation	operation			
<u>Example:</u>		HERE NLESS LESS	HERE CPFSLT REG, 1 NLESS : LESS :				
Before Instructiv		tion					
PC W After Instructior		= Ac	dress (HERE)			
		= ? on					
	If REG	< W	;				
	PC	= Ac	dress (LESS)			
	If REG PC	≥ W = Ac	; dress (NLES)	S)			

MOVFF	Move f to f					
Syntax:	MOVFF f	s,f _d				
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$					
Operation:	$(f_s) \rightarrow f_d$					
Status Affected:	None					
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d		
	escription:The contents of source register 'f _s ' are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF' is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register					
Words:	2					
Cycles:	2 (3)					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2

Before Instruction		
REG1	=	33h
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MOVLB	Move lite	ral to lo	w nibb	le in BSR		
Syntax:	MOVLW k	(
Operands:	$0 \le k \le 255$;				
Operation:	$k \to BSR$					
Status Affected:	None					
Encoding:	0000	0001	kkkk	kkkk		
Description:	The eight-b Bank Select of BSR<7:4 regardless	The eight-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0', regardless of the value of k ₂ :k ₄ .				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce Data	ss W a ʻl	/rite literal k' to BSR		
Example:	MOVLB	5				
Before Instruct BSR Reg After Instruction	tion gister = 02	!h				

After Instruction BSR Register = 05h

РОР		Рор Тор	Pop Top of Return Stack					
Synta	ax:	POP	POP					
Oper	ands:	None	None					
Oper	ation:	$(TOS) \rightarrow b$	$(TOS) \rightarrow bit bucket$					
Status Affected:		None						
Enco	oding:	0000	0000	0000	0110			
Desc	ription:	The TOS v stack and then becor was pushe This instru the user to stack to inc	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	}	Q4			
	Decode	No operation	POP T valu	OS e d	No operation			
Example:		POP GOTO	NEW					
Before Instruction TOS Stack (1 level de		tion evel down)	= (= ()031A2h)14332h				
After Instruction TOS PC		n	= (= N)14332h NEW				

PUS	н	Push Top	Push Top of Return Stack							
Synta	ax:	PUSH	PUSH							
Oper	ands:	None	None							
Oper	ation:	$(PC + 2) \rightarrow$	$(PC + 2) \rightarrow TOS$							
Statu	s Affected:	None	None							
Enco	ding:	0000	0000	0101						
Desc	ription:	The PC + 2 the return s value is pus This instruc software sta then pushin	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.							
Word	ls:	1	1							
Cycle	es:	1	1							
QC	ycle Activity:									
	Q1	Q2	Q3			Q4				
	Decode	PUSH PC + 2 onto return stack	No operation		ор	No eration				
Exan	<u>nple:</u>	PUSH								
	Before Instruc TOS PC	tion	= =	345Ah 0124h						
	After Instructio PC TOS Stack (1	on level down)	= = =	0126h 0126h 345Ah						

RE	FIE	Return fro	om Interrupt	t	RET	LW	Return literal to W					
Syntax: RETFIE {s		TFIE {s}		Synta	ax:	RETLW k						
Operands:		$s \in [0,1]$	s ∈ [0,1]			ands:	$0 \leq k \leq 255$	$0 \le k \le 255$				
Operation:		$(TOS) \rightarrow P(1)$ 1 \rightarrow GIE/GI if s = 1,	$(TOS) \rightarrow PC,$ 1 \rightarrow GIE/GIEH or PEIE/GIEL; if s = 1,			Operation:		$k \rightarrow W$, (TOS) → PC, PCLATU, PCLATH are unchanged				
		$(WS) \rightarrow W,$ (STATUSS) \rightarrow STATUS			Statu	Status Affected:		None				
		$(BSRS) \rightarrow BSR,$			Enco	oding:	0000	1100 kł	kk kkkk			
		PCLATU, P	PCLATU, PCLATH are unchanged			ription:	W is loaded	W is loaded with the eight-bit literal 'k'.				
Stati	us Affected:	GIE/GIEH,	GIE/GIEH, PEIE/GIEL.				The program	The program counter is loaded from the				
Enco	oding:	0000 0000 0001 000s					The high address latch (PCLATH)					
Des	cription:	Return from	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by					remains unchanged.				
		the PC. Inte				ls:	1					
		setting either the high or low-priority			Cycle	es:	2					
		global interr	global interrupt enable bit. If 's' = 1, the			ycle Activity:						
		STATUSS and BSRS, are loaded into			Q1	Q2	Q3	Q4				
		their corres STATUS an	their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs			Decode	Read literal 'k'	Process Data	Pop PC from stack, Write to W			
Words:		1				No	No	No	No			
Cycles:		2	2			operation	operation	operation	operation			
00	vcle Activity	_			Evon	nnlo:						
~ ~	Q1	Q2	Q3	Q4		<u>lipie.</u>						
	Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL		CALL TABLE	; W contai ; offset w ; W now ha ; table va	ins table value as alue				
	No	No	No	No	TABI	LE						
operation operation operation			ADDWF PCL RETLW k0	; W = offs ; Begin ta	set able							
Exa	<u>mple:</u>	RETFIE 1	L			RETLW kl	;					
After Interrupt PC W BSR STATUS GIE/GIEH			= TOS = WS = BSRS = STATUSS I, PEIE/GIEL = 1	:	RETLW kn	; End of t	able					
		H, PEIE/GIEL		000		Before Instruction						
						W After Instructiv	= 07h					
						W	= value of	kn				

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

DC Characteristics			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)}\\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial}\\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Program Flash Memory						
D110	VPP	Voltage on MCLR/VPP pin	10.0	—	12.0	V		
D113	IDDP	Supply Current during Programming	_	_	1	mA		
D130	Eр	Cell Endurance	—	1K	—	E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	VMIN	_	5.5	V	Vмın = Minimum operating voltage	
D132	VIE	VDD for Block Erase	2.75	—	5.5	V	Using ICSP port	
D132A	Viw	VDD for Externally Timed Erase or Write	2.75	_	5.5	V	Using ICSP port	
D132B	VPEW	VDD for Self-timed Write	VMIN	—	5.5	V	Vмın = Minimum operating voltage	
D133	TIE	ICSP™ Block Erase Cycle Time	—	4	—	ms	VDD > 4.5V	
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	2	—	—	ms	VDD > 4.5V	
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms		
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated	

TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-2: COMPARATOR SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated.									
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments		
D300	VIOFF	Input Offset Voltage	—	±5.0	±10	mV			
D301	VICM	Input Common Mode Voltage	0	—	Vdd - 1.5	V			
D302	CMRR	Common Mode Rejection Ratio	55	—	—	dB			
D303	TRESP	Response Time ⁽¹⁾	—	150	400	ns	PIC18FXXXX		
D303A			_	150	600	ns	PIC18 LF XXXX, Vdd = 2.0V		
D304	TMC20V	Comparator Mode Change to Output Valid	_	_	10	μS			

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: $3.0V < V_{DD} < 5.5V$, $-40^{\circ}C < T_A < +85^{\circ}C$, unless otherwise stated.									
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb			
D311	VRAA	Absolute Accuracy	—	_	1/4	LSb	Low Range (CVRR = 1)		
			—		1/2	LSb	High Range (CVRR = 0)		
D312	VRur	Unit Resistor Value (R)	_	2k	_	Ω			
310	TSET	Settling Time ⁽¹⁾	_	_	10	μS			

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.