

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6410t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with PIC18F Microcontrollers	
3.0	Oscillator Configurations	
4.0	Power-Managed Modes	
5.0	Reset	
6.0	Memory Organization	
7.0	Program Memory	
8.0	External Memory Interface	
9.0	8 x 8 Hardware Multiplier	
10.0	Interrupts	
11.0	I/O Ports	
12.0	Timer0 Module	
13.0	Timer1 Module	
14.0	Timer2 Module	
15.0	Timer3 Module	
	Capture/Compare/PWM (CCP) Modules	
17.0	Master Synchronous Serial Port (MSSP) Module	
18.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	
20.0	10-Bit Analog-to-Digital Converter (A/D) Module	
21.0	Comparator Module	
22.0	Comparator Voltage Reference Module	
23.0	High/Low-Voltage Detect (HLVD)	
24.0	Special Features of the CPU	
25.0	Instruction Set Summary	
26.0	Development Support	
	Electrical Characteristics	
28.0	Packaging Information	
Appe	ndix A: Revision History	
	ndix B: Device Differences	
Appe	ndix C: Conversion Considerations	
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	(
	Nicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
PIC1	8F6310/6410/8310/8410 Product Identification System	411

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	66
LATC	LATC Outp	out Latch Re	egister						66
TRISC	PORTC Da	ata Directio	n Register						66

TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

17.3.8 SLEEP OPERATION

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

In most power-managed modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 3.7 "Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		


TABLE 17-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

TABLE 17-2: REGISTERS ASSOCIATED WITH SPIOPERATION										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	65	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	65	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	65	
TRISC	PORTC Da	ta Direction	Register						66	
TRISF	PORTF Da	ta Direction	Register						66	
SSPBUF	Master Syr	nchronous Se	erial Port Re	eceive Buffe	r/Transmit F	Register			64	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	64	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	64	

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	65
TRISC	PORTC Da	ta Direction	Register						66
SSPBUF	Master Syr	nchronous Se	erial Port Re	eceive Buffe	r/Transmit F	Register			64
SSPADD	Master Syr	hchronous Se	erial Port Re	eceive Buffe	r/Transmit F	Register			64
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	64
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	64
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	64

TABLE 17-4: REGISTERS ASSOCIATED WITH I²CTM OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in I^2C mode.

18.2.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG1 will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREG1 for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.

- 3. Load the TXREG1 with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG1 to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG1 becomes empty, as indicated by the TX1IF bit, the next data byte can be written to TXREG1.

18.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4** "**Auto-Wake-up on Sync Break Character**". By enabling this feature, the EUSART will sample the next two transitions on RX1/DT1, cause an RC1IF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TX1IF interrupt is observed.




FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE




FIGURE 18-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	65
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
TXREG1	EUSART1	Transmit Re	gister						65
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGH1	EUSART1	Baud Rate (Generator R	egister Higl	n Byte				66
SPBRG1	EUSART1	Baud Rate (Generator R	egister Low	/ Byte				65

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

19.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is very similar in function to the Enhanced USART module, discussed in the previous chapter. It is provided as an additional channel for serial communication with external devices, for those situations that do not require Auto-Baud Detection (ABD) or LIN/J2602 bus support.

The AUSART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

The pins of the AUSART module are multiplexed with the functions of PORTG (RG1/TX2/CK2 and RG2/RX2/DT2, respectively). In order to configure these pins as an AUSART:

- SPEN bit (RCSTA2<7>) must be set (= 1)
- TRISG<2> bit must be set (= 1)
- TRISG<1> bit must be cleared (= 0) for Asynchronous and Synchronous Master modes
- TRISG<1> bit must be set (= 1) for Synchronous Slave mode

Note: The USART control will automatically reconfigure the pin from input to output as needed.

The operation of the Addressable USART module is controlled through two registers: TXSTA2 and RXSTA2. These are detailed in Register 19-1 and Register 19-2 respectively.

REGISTER 19-2: RCSTA2: AUSART2 RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit
Legend:							
R = Readabl		W = Writable		U = Unimpler			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	SPEN: Seria	al Port Enable bi	it				
		oort is enabled (o oort is disabled (l			CKx pins as s	serial port pins)	
bit 6	RX9: 9-Bit F	Receive Enable I	bit				
		9-bit reception 8-bit reception					
bit 5	SREN: Sing	le Receive Enal	ole bit				
	<u>Asynchrono</u> Don't care.	<u>us mode</u> :					
	<u>Synchronou</u>	s mode – Maste	er:				
		s single receive					
		s single receive eared after rece		ete			
		s mode – Slave					
	Don't care.		<u>-</u>				
bit 4	CREN: Con	tinuous Receive	Enable bit				
	<u>Asynchrono</u>						
	1 = Enable						
	0 = Disable						
	<u>Synchronou</u>		oivo until ona	hla hit CREN i	e cleared (CE	EN overrides SF	
		s continuous red		DIE DIL, CINEN, I	s cleared (Cr	LIN OVERINGES OF	(LIN)
bit 3	ADDEN: Ac	ldress Detect Er	able bit				
		<u>us mode 9-Bit (</u> F					
						e buffer when R	
			-	are received ar	id ninth bit ca	n be used as a p	arity bit
	Asynchrono Don't care.	us mode 9-Bit (F	RX9 = 0) :				
bit 2		ning Error bit					
		g error (can be ι	pdated by rea	ading RCREG1	register and r	eceiving next va	lid byte)
bit 1		rrun Error bit					
	1 = Overru	n error (can be c	leared by clea	aring bit, CREN))		
		rrun error					
bit 0		rrun error bit of Received D)ata bit				

R/W-0

ADCS0

bit 0

REGISTER 20-3: ADCON2: A/D CONTROL REGISTER 2 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADFM ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 _____ bit 7 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified bit 6 Unimplemented: Read as '0' ACQT<2:0>: A/D Acquisition Time Select bits bit 5-3 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 **= 8** TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD

ADCS<2:0>: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator)⁽¹⁾

011 = FRC (clock derived from A/D RC oscillator)⁽¹⁾

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

000 = 0 TAD⁽¹⁾

110 = Fosc/64 101 = Fosc/16 100 = Fosc/4

010 = Fosc/32 001 = Fosc/8 000 = Fosc/2

bit 2-0

NOTES:

23.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

23.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	64	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63	
PIR2	OSCFIF	CMIF	—	_	BCLIF	HLVDIF	TMR3IF	CCP2IF	65	
PIE2	OCSFIE	CMIE	_	—	BCLIE	HLVDIE	TMR3IE	CCP2IE	65	
IPR2	OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP	65	

TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

24.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (Crystal-Based modes). Other sources do not require a OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode. In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 4.1.2 "Entering Power-Managed Modes"**). In practice, this means that user code can change the SCS<1:0> bits setting or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




FIGURE 24-2: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
<u>15 12 11 9 8 7 0</u>	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
Control operations CALL, GOTO and Branch operations	
CALL, GOTO and Branch operations	GOTO Label
CALL, GOTO and Branch operations 15 8 7 0	GOTO Label
CALL, GOTO and Branch operations15870OPCODEn<7:0> (literal)	GOTO Label
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0	GOTO Label
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 1	GOTO Label
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 1 n = 20-bit immediate value 1 1	GOTO Label CALL MYFUNC
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0	
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 1 n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 1	
CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 1 n = 20-bit immediate value 15 8 7 0 15 8 7 0 0 0 15 8 7 0 0 0 15 8 7 0 0 0 15 12 11 0 0	
CALL, GOTO and Branch operations 15 8 7 0 OPCODE $n<7:0>$ (literal) 15 12 11 0 1111 $n<19:8>$ (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S $n<7:0>$ (literal) 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 S = Fast bit S = Fast bit	
CALL, GOTO and Branch operations 15 8 7 0 OPCODE $n<7:0>$ (literal) 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) n = 20-bit immediate value 15 8 7 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) 0 15 11 10 0	
CALL, GOTO and Branch operations15870 $OPCODE$ $n<7:0>$ (literal)15121101111 $n<19:8>$ (literal)n = 20-bit immediate value15870 $OPCODE$ S $n<7:0>$ (literal)15121101111 $n<19:8>$ (literal)S = Fast bit1511100 $OPCODE$ $n<10:0>$ (literal)	CALL MYFUNC
CALL, GOTO and Branch operations 15 8 7 0 OPCODE $n<7:0>$ (literal) 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) n = 20-bit immediate value 15 8 7 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) 0 15 11 10 0	CALL MYFUNC

BCF	Bit Clear f	F		BN		Branch if	Negative	
Syntax:	BCF f, b	{,a}		Synta	ax:	BN n		
Operands:	$0 \le f \le 255$			Oper	ands:	-128 ≤ n ≤ ′	127	
·	$\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			•	ation:	if Negative (PC) + 2 + 2	,	
Operation:	$0 \rightarrow f < b >$			Statu	s Affected:	None		
Status Affected:	None			Enco	ding:	1110	0110 nn	nn nnnn
Encoding: Description:	If 'a' is '0', th If 'a' is '1', th GPR bank. If 'a' is '0' an set is enabl in Indexed L mode when	ne BSR is use nd the extend	ared. nk is selected. d to select the ed instruction ction operates Addressing Fh). See	Desc	ription: Is:	program wi The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle in	nplement num e PC. Since th d to fetch the the new addr n. This instruc	nber '2n' is ne PC will have next ess will be
Words:	1			Cycle		1(2)		
Cycles:	1			Q C If Ju	ycle Activity: mp:			
Q Cycle Activity:					Q1	Q2	Q3	Q4
Q1 Decode	Q2 Read	Q3 Process	Q4 Write		Decode	Read literal 'n'	Process Data	Write to PC
	register 'f'	Data	register 'f'		No operation	No operation	No operation	No operation
Example:	BCF F	LAG_REG,	7, 0	lf No	o Jump:			
Before Instruc	tion				Q1	Q2	Q3	Q4
After Instruction	EG = C7h on EG = 47h				Decode	Read literal 'n'	Process Data	No operation
_				Exan	<u>nple:</u> Before Instrue	HERE	BN Jump	>
					PC After Instructi	= ad on	dress (HERE)

If Negative PC If Negative PC

= = =

1; address (Jump) 0; address (HERE + 2)

LFS	R	Load FS	Load FSR						
Synta	ax:	LFSR f,	LFSR f, k						
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$						
Oper	ation:	$k \rightarrow FSRf$	$k \rightarrow FSRf$						
Statu	s Affected:	None							
Encoding:		1110 1111	1110 0000	00ff k ₇ kkk	k ₁₁ kkk kkkk				
Desc	ription:	The 12-bit file select							
Words:		2							
Cycles:		2	2						
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k' MSB	Proce Data	a li	Write teral 'k' VSB to FSRfH				
	Decode	Read literal 'k' LSB	Proce Data		rite literal to FSRfL				
<u>Exan</u>	n <u>ple:</u> After Instructio FSR2H FSR2L	= 0	3ABh 3h Bh						

MOVF	Move f			
Syntax:	MOVF f {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	$f \to \text{dest}$			
Status Affected:	N, Z			
Encoding:	0101	00da	ffff	ffff
	a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 for details			
	mode wher	ever f≤	95 (5Fh).	•
Words:	mode wher	ever f≤	95 (5Fh).	•
Words: Cycles:	mode wher Section 25	ever f≤	95 (5Fh).	•
	mode wher Section 25 1	ever f≤	95 (5Fh).	•
Cycles:	mode wher Section 25 1	ever f≤	95 (5Fh). letails.	•
Cycles: Q Cycle Activity:	mode wher Section 25 1 1	ever f ≤ : .2.3 for d	95 (5Fh). letails. ss V	See
Cycles: Q Cycle Activity: Q1	mode wher Section 25 1 1 2 2 Read register 'f'	ever f ≤ : . 2.3 for d Q3 Proce	95 (5Fh). letails. ss V	See Q4
Cycles: Q Cycle Activity: Q1 Decode	mode wher Section 25 1 1 1 Q2 Read register 'f' MOVF Rition = 22 = FF	ever f ≤ 1 .2.3 for d Q3 Proce Data EG, 0,	95 (5Fh). letails. ss V a	See Q4

CAL	LW	Subroutir	ne Call Usin	g WREG		
Syntax: CALLW						
Oper	ands:	None				
Operation:		(W) → PCL (PCLATH)	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$			
Statu	is Affected:	None				
Encoding:		0000	0000 00	01 0100		
Description		pushed ont contents of existing val contents of latched into respectively executed a new next in Unlike CAL	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, STATUS or BSR.			
Word	ds:	1				
Cycle	es:	2				
Q C	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read WREG	Push PC to stack	No operation		
	No operation	No operation	No operation	No operation		
Exan	nple:	HERE	CALLW			
	Before Instruc PC PCLATH PCLATU W	= address = 10h = 00h	(HERE)			
	VV	= 06h				

MO	VSF Move Indexed to f						
Synt	ax:	MOVSF [z _s], f _d					
Oper	rands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$					
Operation:		((FSR2) + z	$((FSR2) + z_s) \rightarrow f_d$				
Status Affected:		None					
1st w	oding: vord (source) word (destin.)	1110 1111		zzz zzzz _s Eff ffff _d			
	pription:	The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.					
Word	1s.	2		<i>и</i> п.			
Cycle		2					
•	vcle Activity:	-					
	Q1	Q2	Q3	Q4			
	Decode	Determine	Determine	Read			
	Decode	source addr No	source addr No	source reg Write			
	Decoue	operation	operation	register 'f'			
		No dummy		(dest)			
		read					
Exar	nple:	MOVSF	[05h], REG	2			
Before Instruction							
	FSR2 Contents of 85h REG2	= 33 = 11	h				
	After Instruction FSR2 Contents	= 80	h				
	of 85h REG2	= 33 = 33					

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-				
	sion may cause legacy applications to				
	behave erratically or fail entirely.				

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset addressing (Section 6.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when f is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option /y, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F6310/6410/8310/8410, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.