

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	10200
Total RAM Bits	282624
Number of I/O	195
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec10e-5fn256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Introduction

The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For maximum performance and value, the LatticeECPTM (<u>EC</u>onomy <u>Plus</u>) FPGA concept combines an efficient FPGA fabric with high-speed dedicated functions. Lattice's first family to implement this approach is the LatticeECP-DSPTM (<u>EC</u>onomy <u>Plus</u> <u>DSP</u>) family, providing dedicated high-performance DSP blocks on-chip. The LatticeECTM (<u>EC</u>onomy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to achieve lower cost solutions.


The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os. Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prevalent in cost-sensitive applications.

The ispLEVER® design tool suite from Lattice allows large complex designs to be efficiently implemented using the LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



Figure 2-16. Memory Core Reset




For further information about sysMEM EBR block, please see the the list of technical documentation at the end of this data sheet.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-17. The GSR input to the EBR is always asynchronous.

Figure 2-17. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f_{MAX} (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becomes active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

sysDSP Block

The LatticeECP-DSP family provides a sysDSP block, making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters; Fast Fourier Transforms (FFT) functions, correlators, Reed-Solomon/Turbo/Convolution encoders and



Table 2-7. Maximum Number of Elements in a Block


Width of Multiply	х9	x18	x36
MULT	8	4	1
MAC	2	2	_
MULTADD	4	2	_
MULTADDSUM	2	1	_

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift registers from previous operand registers. In addition by selecting "dynamic operation" in the 'Signed/Unsigned' options the operands can be switched between signed and unsigned on every cycle. Similarly by selecting 'Dynamic operation' in the 'Add/Sub' option the Accumulator can be switched between addition and subtraction on every cycle.

MULT sysDSP Element

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-19 shows the MULT sysDSP element.

Figure 2-19. MULT sysDSP Element



MAC sysDSP Element


In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-20 shows the MAC sysDSP element.



MULTADDSUM sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-22 shows the MULTADDSUM sysDSP element.

Figure 2-22. MULTADDSUM



Clock, Clock Enable and Reset Resources

Global Clock, Clock Enable and Reset signals from routing are available to every DSP block. Four Clock, Reset and Clock Enable signals are selected for the sysDSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock enable (CE) and Reset (RST) are selected from their four respective sources (CE0, CE1, CE2, CE3 and RST0, RST1, RST2, RST3) at each input register, pipeline register and output register.



Signed and Unsigned with Different Widths

The DSP block supports different widths of signed and unsigned multipliers besides x9, x18 and x36 widths. For unsigned operands, unused upper data bits should be filled to create a valid x9, x18 or x36 operand. For signed two's complement operands, sign extension of the most significant bit should be performed until x9, x18 or x36 width is reached. Table 2-8 provides an example of this.


Table 2-8. An Example of Sign Extension

Number	Unsigned	Unsigned Unsigned Junsigned 9-bit 18-bit		Signed	Two's Complement Signed 9-Bits	Two's Complement Signed 18-bits
+5	0101	000000101	00000000000000101	0101	00000101	00000000000000101
-6	0110	000000110	00000000000000110	1010	111111010	111111111111111010

OVERFLOW Flag from MAC

The sysDSP block provides an overflow output to indicate that the accumulator has overflowed. When two unsigned numbers are added and the result is a smaller number then accumulator roll over is said to occur and overflow signal is indicated. When two positive numbers are added with a negative sum and when two negative numbers are added with a positive sum, then the accumulator "roll-over" is said to have occurred and an overflow signal is indicated. Note when overflow occurs the overflow flag is present for only one cycle. By counting these overflow pulses in FPGA logic, larger accumulators can be constructed. The conditions overflow signals for signed and unsigned operands are listed in Figure 2-23.


Figure 2-23. Accumulator Overflow/Underflow Conditions



Signed Operation



Figure 2-31. Tristate Register Block



*Latch is transparent when input is low.

Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

DDR Memory Support

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeEC devices provide this capability. In addition to these registers, the LatticeEC devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

DLL Calibrated DQS Delay Block

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic, which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-32 and 2-33 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-33. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.



Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in LatticeECP/EC devices, see the list of technical documentation at the end of this data sheet.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

Supported Standards

The LatticeECP/EC sysl/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5 and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, BLVDS, LVPECL, RSDS, differential SSTL and differential HSTL. Tables 2-13 and 2-14 show the I/O standards (together with their supply and reference voltages) supported by the LatticeECP/EC devices. For further information about utilizing the sysl/O buffer to support a variety of standards please see the the list of technical information at the end of this data sheet.

Table 2-13. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)								
Single Ended Interfaces										
LVTTL	_	_								
LVCMOS33 ²	_	_								
LVCMOS25 ²	_	_								
LVCMOS18	_	1.8								
LVCMOS15	_	1.5								
LVCMOS12 ²	_	_								
PCI	_	3.3								
HSTL18 Class I, II	0.9	_								
HSTL18 Class III	1.08	_								
HSTL15 Class I	0.75	_								
HSTL15 Class III	0.9	_								
SSTL3 Class I, II	1.5	_								
SSTL2 Class I, II	1.25	_								
SSTL18 Class I	0.9	_								
Differential Interfaces										
Differential SSTL18 Class I	_	_								
Differential SSTL2 Class I, II	_	_								
Differential SSTL3 Class I, II	_	_								
Differential HSTL15 Class I, III	_	_								
Differential HSTL18 Class I, II, III	_	_								
LVDS, LVPECL, BLVDS, RSDS	_	_								

^{1.} When not specified V_{CCIO} can be set anywhere in the valid operating range.

^{2.} JTAG inputs do not have a fixed threshold option and always follow $\ensuremath{V_{\text{CCJ.}}}$



Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ.⁵	Units
		LFEC1	6	mA
		LFEC3	10	mA
		LFECP6/LFEC6	15	mA
I_{CC}	Core Power Supply Current	LFECP10/LFEC10	25	mA
		LFECP15/LFEC15	35	mA
		LFECP20/LFEC20	60	mA
		LFECP33/LFEC33	85	mA
I _{CCAUX}	Auxiliary Power Supply Current		15	mA
I _{CCPLL}	PLL Power Supply Current		5	mA
I _{CCIO}	Bank Power Supply Current ⁶	2	mA	
I _{CCJ}	V _{CCJ} Power Supply Current		5	mA

- 1. For further information about supply current, please see the list of technical documentation at the end of this data sheet.
- 2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.
- 3. Frequency 0MHz.
- 4. Pattern represents a "blank" configuration data file.
- 5. $T_J=25^{\circ}C$, power supplies at nominal voltage.
- 6. Per bank.



BLVDS

The LatticeECP/EC devices support BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

		Тур		
Parameter	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	ohm
R _{TLEFT}	Left end termination	45	90	ohm
R _{TRIGHT}	Right end termination	45	90	ohm
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

^{1.} For input buffer, see LVDS table.



LVPECL

The LatticeECP/EC devices support differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions¹

Over Recommended Operating Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	100	ohm
R _P	Driver parallel resistor	150	ohm
R _T	Receiver termination	100	ohm
V _{OH}	Output high voltage	2.03	V
V _{OL}	Output low voltage	1.27	V
V _{OD}	Output differential voltage	0.76	V
V _{CM}	Output common mode voltage	1.65	V
Z _{BACK}	Back impedance	85.7	ohm
I _{DC}	DC output current	12.7	mA

^{1.} For input buffer, see LVDS table.

For further information about LVPECL, BLVDS and other differential interfaces please see the list of technical information at the end of this data sheet.



LatticeECP/EC Family Timing Adders^{1, 2, 3} (Continued)

Over Recommended Operating Conditions

LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 4mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_12mA LVCMOS 1.8 16mA drive 0.06 0.08	Buffer Type	Description	-5	-4	-3	Units
HSTL15D_I	HSTL15_II	HSTL_15 class II	0.10	0.12	0.14	ns
HSTL15D_III Differential HSTL 15 class III 0.10 0.12 0.14 ns	HSTL15_III	HSTL_15 class III	0.10	0.12	0.14	ns
SSTL33_I SSTL_3 class -0.05 -0.06 -0.07 ns	HSTL15D_I	Differential HSTL 15 class I	0.08	0.10	0.11	ns
SSTL33_II SSTL_3 class II 0.40 0.48 0.56 ns SSTL33D_I Differential SSTL_3 class I -0.05 -0.06 -0.07 ns SSTL33D_II Differential SSTL_3 class II 0.40 0.48 0.56 ns SSTL25_I SSTL_2 class II 0.05 0.07 0.08 ns SSTL25_II SSTL_2 class II 0.05 0.07 0.08 ns SSTL25D_II Differential SSTL_2 class II 0.05 0.07 0.08 ns SSTL25D_II Differential SSTL_2 class II 0.05 0.07 0.08 ns SSTL18_I SSTL_18_1 class I 0.01 0.01 0.01 ns SSTL18_IB_I SSTL_18_2 class I 0.01 0.01 0.01 ns LVTTL3_3_4mA LVTTL 4mA drive 0.09 0.11 0.13 ns LVTTL3_3_1emA LVTTL 4mA drive 0.07 0.08 0.09 ns LVTTL3_3_1emA LVTTL 10mA drive 0.03 0.04 -0.05 ns	HSTL15D_III	Differential HSTL 15 class III	0.10	0.12	0.14	ns
SSTL33D_I Differential SSTL_3 class -0.05 -0.06 -0.07 ns	SSTL33_I	SSTL_3 class I	-0.05	-0.06	-0.07	ns
SSTL33D_II Differential SSTL_3 class II 0.40 0.48 0.56 ns	SSTL33_II	SSTL_3 class II	0.40	0.48	0.56	ns
SSTL25_II SSTL_2 class II 0.05 0.07 0.08 ns SSTL25_III SSTL_2 class II 0.25 0.30 0.35 ns SSTL25D_II Differential SSTL_2 class II 0.05 0.07 0.08 ns SSTL25D_III Differential SSTL_2 class II 0.05 0.07 0.08 ns SSTL18D_I Differential SSTL_18 class I 0.01 0.01 0.01 0.01 ns SSTL18D_I Differential SSTL_18 class I 0.01 0.01 0.01 0.01 ns SSTL18D_I Differential SSTL_18 class I 0.01 0.01 0.01 ns LVTTL33_4mA LVTTL 4m4 drive 0.09 0.11 0.13 ns LVTTL33_12mA LVTTL 4m4 drive 0.03 0.09 ns LVTTL33_16mA LVTTL 12mA drive 0.03 0.04 -0.05 ns LVTL133_20mA LVTTL 2mA drive 0.036 0.43 0.51 ns LVTMC0S3_16mA LVCMOS 3.3 4m4 drive 0.09 0.11 0.13 ns <td>SSTL33D_I</td> <td>Differential SSTL_3 class I</td> <td>-0.05</td> <td>-0.06</td> <td>-0.07</td> <td>ns</td>	SSTL33D_I	Differential SSTL_3 class I	-0.05	-0.06	-0.07	ns
SSTL25_III SSTL_2 class II 0.25 0.30 0.35 ns	SSTL33D_II	Differential SSTL_3 class II	0.40	0.48	0.56	ns
SSTL25D_I Differential SSTL_2 class I 0.05 0.07 0.08 ns SSTL25D_II Differential SSTL_2 class II 0.25 0.30 0.35 ns SSTL18_I SST_18_class I 0.01 0.01 0.01 0.01 ns SSTL18_I Differential SSTL_18 class I 0.01 0.01 0.01 ns LVTTL33_4mA LVTTL 4mA drive 0.09 0.11 0.13 ns LVTTL33_1emA LVTTL 18mA drive 0.07 0.08 0.09 ns LVTTL33_1emA LVTTL 12mA drive 0.03 -0.04 -0.05 ns LVTTL33_1emA LVTTL 16mA drive 0.36 0.43 0.51 ns LVTM0S33_1emA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCM0S33_4mA LVCMOS 3.3 emA drive 0.09 0.11 0.13 ns LVCM0S33_1emA LVCMOS 3.3 emA drive 0.07 0.08 0.09 ns LVCM0S33_1emA LVCMOS 3.3 emA drive 0.04 -0.05 <t< td=""><td>SSTL25_I</td><td>SSTL_2 class I</td><td>0.05</td><td>0.07</td><td>0.08</td><td>ns</td></t<>	SSTL25_I	SSTL_2 class I	0.05	0.07	0.08	ns
SSTL25D_II Differential SSTL_2 class II 0.25 0.30 0.35 ns SSTL18_I SSTL_1.8 class I 0.01 0.01 0.01 0.01 ns SSTL18D_I Differential SSTL_1.8 class I 0.01 0.01 0.01 ns LVTTL33_4mA LVTTL 4mA drive 0.09 0.11 0.13 ns LVTTL33_8mA LVTTL 12mA drive 0.07 0.08 0.09 ns LVTTL33_16mA LVTTL 16mA drive 0.03 -0.04 -0.05 ns LVTTL33_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive 0.07 0.08 0.09 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 16mA drive 0.03 0.04 -0.05 ns LVCMOS33_12mA LVCMOS 3.3 20mA drive 0.28 0.33	SSTL25_II	SSTL_2 class II	0.25	0.30	0.35	ns
SSTL18_I SSTL_1.8 class I 0.01 0.01 0.01 ns SSTL18D_I Differential SSTL_1.8 class I 0.01 0.01 0.01 ns LVTTL33_4mA LVTTL 4mA drive 0.09 0.11 0.13 ns LVTTL33_8mA LVTTL 12mA drive 0.07 0.08 0.09 ns LVTTL3_12mA LVTTL 12mA drive -0.03 -0.04 -0.05 ns LVTTL3_3_16mA LVTTL 16mA drive 0.36 0.43 0.51 ns LVTTL3_3_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive 0.07 0.08 0.09 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.03 -0.04 -0.05 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 <td< td=""><td>SSTL25D_I</td><td>Differential SSTL_2 class I</td><td>0.05</td><td>0.07</td><td>0.08</td><td>ns</td></td<>	SSTL25D_I	Differential SSTL_2 class I	0.05	0.07	0.08	ns
SSTL18D_I Differential SSTL_1.8 class I 0.01 0.01 0.01 ns LVTTL33_4mA LVTTL 4mA drive 0.09 0.11 0.13 ns LVTTL33_8mA LVTTL 8mA drive 0.07 0.08 0.09 ns LVTTL33_12mA LVTTL 12mA drive -0.03 -0.04 -0.05 ns LVTTL33_16mA LVTTL 16mA drive 0.36 0.43 0.51 ns LVTTL33_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 12mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 16mA drive 0.07 0.08 0.09 ns LVCMOS33_16mA LVCMOS 3.3 20mA drive 0.36 0.43 0.51 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_12mA LVCMOS 2.5 16mA drive 0.10 0.12 0.14	SSTL25D_II	Differential SSTL_2 class II	0.25	0.30	0.35	ns
LVTTL33_4mA	SSTL18_I	SSTL_1.8 class I	0.01	0.01	0.01	ns
LVTTL33_8mA LVTTL 8mA drive 0.07 0.08 0.09 ns LVTTL33_12mA LVTTL 12mA drive -0.03 -0.04 -0.05 ns LVTTL33_16mA LVTTL 16mA drive 0.36 0.43 0.51 ns LVTTL33_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 16mA drive 0.07 0.08 0.09 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.03 -0.04 -0.05 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.36 0.43 0.51 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 12mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31	SSTL18D_I	Differential SSTL_1.8 class I	0.01	0.01	0.01	ns
LVTTL33_12mA	LVTTL33_4mA	LVTTL 4mA drive	0.09	0.11	0.13	ns
LVTTL33_16mA LVTTL 16mA drive 0.36 0.43 0.51 ns LVTTL33_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_12mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.06 0.08 0.	LVTTL33_8mA	LVTTL 8mA drive	0.07	0.08	0.09	ns
LVTTL33_20mA LVTTL 20mA drive 0.28 0.33 0.39 ns LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 12mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 16mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_BmA LVCMOS 1.8 16mA drive 0.06 0.08 <	LVTTL33_12mA	LVTTL 12mA drive	-0.03	-0.04	-0.05	ns
LVCMOS33_4mA LVCMOS 3.3 4mA drive 0.09 0.11 0.13 ns LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 16mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_12mA LVCMOS 1.8 16mA drive 0.06 0.08	LVTTL33_16mA	LVTTL 16mA drive	0.36	0.43	0.51	ns
LVCMOS33_8mA LVCMOS 3.3 8mA drive 0.07 0.08 0.09 ns LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 4mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 0.00 LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.06 0.08 0.09 ns LVCMOS18_16mA LVCMOS 1.5 4mA drive 0.16 0.19	LVTTL33_20mA	LVTTL 20mA drive	0.28	0.33	0.39	ns
LVCMOS33_12mA LVCMOS 3.3 12mA drive -0.03 -0.04 -0.05 ns LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.05 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.08 0.10	LVCMOS33_4mA	LVCMOS 3.3 4mA drive	0.09	0.11	0.13	ns
LVCMOS33_16mA LVCMOS 3.3 16mA drive 0.36 0.43 0.51 ns LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_BmA LVCMOS 1.8 12mA drive 0.06 0.08 0.09 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.04	LVCMOS33_8mA	LVCMOS 3.3 8mA drive	0.07	0.08	0.09	ns
LVCMOS33_20mA LVCMOS 3.3 20mA drive 0.28 0.33 0.39 ns LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.015 0.18 0.21 ns LVCMOS18_BmA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 16mA drive 0.01 0.01 0.01 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.04 0.04 0.05 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.08 0.10 <	LVCMOS33_12mA	LVCMOS 3.3 12mA drive	-0.03	-0.04	-0.05	ns
LVCMOS25_4mA LVCMOS 2.5 4mA drive 0.18 0.21 0.25 ns LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_BmA LVCMOS 1.8 12mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 16mA drive 0.01 0.01 0.01 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.04 0.04 0.05 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 <td< td=""><td>LVCMOS33_16mA</td><td>LVCMOS 3.3 16mA drive</td><td>0.36</td><td>0.43</td><td>0.51</td><td>ns</td></td<>	LVCMOS33_16mA	LVCMOS 3.3 16mA drive	0.36	0.43	0.51	ns
LVCMOS25_8mA LVCMOS 2.5 8mA drive 0.10 0.12 0.14 ns LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 16mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 6mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 <td< td=""><td>LVCMOS33_20mA</td><td>LVCMOS 3.3 20mA drive</td><td>0.28</td><td>0.33</td><td>0.39</td><td>ns</td></td<>	LVCMOS33_20mA	LVCMOS 3.3 20mA drive	0.28	0.33	0.39	ns
LVCMOS25_12mA LVCMOS 2.5 12mA drive 0.00 0.00 0.00 ns LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 <t< td=""><td>LVCMOS25_4mA</td><td>LVCMOS 2.5 4mA drive</td><td>0.18</td><td>0.21</td><td>0.25</td><td>ns</td></t<>	LVCMOS25_4mA	LVCMOS 2.5 4mA drive	0.18	0.21	0.25	ns
LVCMOS25_16mA LVCMOS 2.5 16mA drive 0.22 0.26 0.31 ns LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.2 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS25_8mA	LVCMOS 2.5 8mA drive	0.10	0.12	0.14	ns
LVCMOS25_20mA LVCMOS 2.5 20mA drive 0.14 0.16 0.19 ns LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS25_12mA	LVCMOS 2.5 12mA drive	0.00	0.00	0.00	ns
LVCMOS18_4mA LVCMOS 1.8 4mA drive 0.15 0.18 0.21 ns LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS25_16mA	LVCMOS 2.5 16mA drive	0.22	0.26	0.31	ns
LVCMOS18_8mA LVCMOS 1.8 8mA drive 0.06 0.08 0.09 ns LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS25_20mA	LVCMOS 2.5 20mA drive	0.14	0.16	0.19	ns
LVCMOS18_12mA LVCMOS 1.8 12mA drive 0.01 0.01 0.01 ns LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS18_4mA	LVCMOS 1.8 4mA drive	0.15	0.18	0.21	ns
LVCMOS18_16mA LVCMOS 1.8 16mA drive 0.16 0.19 0.22 ns LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS18_8mA	LVCMOS 1.8 8mA drive	0.06	0.08	0.09	ns
LVCMOS15_4mA LVCMOS 1.5 4mA drive 0.26 0.31 0.36 ns LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS18_12mA	LVCMOS 1.8 12mA drive	0.01	0.01	0.01	ns
LVCMOS15_8mA LVCMOS 1.5 8mA drive 0.04 0.04 0.05 ns LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS18_16mA	LVCMOS 1.8 16mA drive	0.16	0.19	0.22	ns
LVCMOS12_2mA LVCMOS 1.2 2mA drive 0.36 0.43 0.50 ns LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS15_4mA	LVCMOS 1.5 4mA drive	0.26	0.31	0.36	ns
LVCMOS12_6mA LVCMOS 1.2 6mA drive 0.08 0.10 0.11 ns LVCMOS12_4mA LVCMOS 1.2 4mA drive 0.36 0.43 0.50 ns	LVCMOS15_8mA	LVCMOS 1.5 8mA drive	0.04	0.04	0.05	ns
LVCMOS12_4mA	LVCMOS12_2mA	LVCMOS 1.2 2mA drive	0.36	0.43	0.50	ns
_	LVCMOS12_6mA	LVCMOS 1.2 6mA drive	0.08	0.10	0.11	ns
PCl33 PCl33 1.05 1.26 1.46 ns	LVCMOS12_4mA	LVCMOS 1.2 4mA drive	0.36	0.43	0.50	ns
	PCI33	PCI33	1.05	1.26	1.46	ns


^{1.} Timing adders are characterized but not tested on every device.

Timing v.G 0.30

^{2.} LVCMOS timing measured with the load specified in Switching Test Conditions table of this document.


^{3.} All other standards according to the appropriate specification.

Figure 3-12. sysCONFIG Parallel Port Read Cycle



1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.

Figure 3-13. sysCONFIG Parallel Port Write Cycle



1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.



LFEC1, LFEC3, LFECP/EC6 Logic Signal Connections: 144 TQFP

		ı	FEC1			ı	FEC3		LFECP6/EC6			EC6
Pin	Pin Function	Ponk	LVD S	Dual Function	Pin Function	Bank	LVD S	Dual Function	Pin Function	Bank	LVD S	Dual Function
1	VCCIO7	7	3	Duai Fullction	VCCIO7	7	3	Dual FullCtion	VCCIO7	7	3	Dual Fullction
2	PL2A	7	Т	VREF2_7	PL2A	7	Т	VREF2_7	PL2A	7	Т	VREF2_7
3	PL2B	7	С	VREF1 7	PL2B	7	С	VREF1_7	PL2B	7	С	VREF1_7
4	PL3A	7	T	VIILI 1_7	PL7A	7	T	VIILI 1_7	PL7A	7	T	VIII_/
5	PL3B	7	С		PL7B	7	С		PL7B	7	С	
6	PL4A	7	T		PL8A	7	T		PL8A	7	T	
7	PL4A PL4B	7	C		PL8B	7	С		PL8B	7	С	
8	PL5A	7	T	PCLKT7_0	PL9A	7	T	PCLKT7_0	PL9A	7	T	PCLKT7_0
9	PL5A PL5B	7	C	PCLKC7_0	PL9A PL9B	7	С	PCLK17_0	PL9B	7	С	PCLKC7_0
10	XRES	6	U	PCLKC/_0	XRES	6	U	PCLRC7_0	XRES	6	C	POLNO7_0
						-			VCC	0		
11	NC NC	-			NC					-		
12	NC	-			NC	-			GND	-		
13	VCC	-			VCC	-			VCC	-		
14	TCK	6			TCK	6			TCK	6		
15	GND	-			GND	-			GND	-		
16	TDI	6			TDI	6			TDI	6		
17	TMS	6			TMS	6			TMS	6		
18	TDO	6			TDO	6			TDO	6		
19	VCCJ	6			VCCJ	6			VCCJ	6		
20	PL7A	6	Т	LLM0_PLLT_IN_A	PL11A	6	Т	LLM0_PLLT_IN_A	PL20A	6	Т	LLM0_PLLT_IN_A
21	PL7B	6	С	LLM0_PLLC_IN_A	PL11B	6	С	LLM0_PLLC_IN_A	PL20B	6	С	LLM0_PLLC_IN_A
22	PL8A	6	T	LLM0_PLLT_FB_A	PL12A	6	Т	LLM0_PLLT_FB_A	PL21A	6	Т	LLM0_PLLT_FB_A
23	PL8B	6	С	LLM0_PLLC_FB_A	PL12B	6	С	LLM0_PLLC_FB_A	PL21B	6	С	LLM0_PLLC_FB_A
24	VCCIO6	6			VCCIO6	6			VCCIO6	6		
25	PL9A	6	T		PL13A	6	Т		PL22A	6	Т	
26	PL9B	6	С		PL13B	6	С		PL22B	6	С	
27	PL10A	6	Т		PL14A	6	Т		PL23A	6	Т	
28	GND6	6			GND6	6			GND6	6		
29	PL10B	6	С		PL14B	6	С		PL23B	6	С	
30	PL11A	6	Т	LDQS11	PL15A	6	Т	LDQS15	PL24A	6	Т	LDQS24
31	PL11B	6	С		PL15B	6	С		PL24B	6	С	
32	PL12A	6	Т		PL16A	6	Т		PL25A	6	Т	
33	PL12B	6	С		PL16B	6	С		PL25B	6	С	
34	PL14A	6	Т	VREF1_6	PL18A	6	Т	VREF1_6	PL27A	6	Т	VREF1_6
35	PL14B	6	С	VREF2_6	PL18B	6	С	VREF2_6	PL27B	6	С	VREF2_6
36	VCCIO6	6			VCCIO6	6			VCCIO6	6		
37*	GND5 GND6	-			GND5 GND6	-			GND5 GND6	-		
38	VCCIO5	5			VCCIO5	5			VCCIO5	5		
39	PB2A	5	Т		PB10A	5	Т		PB10A	5	Т	
40	PB2B	5	С		PB10B	5	С		PB10B	5	С	
41	PB3A	5	Т		PB11A	5	Т		PB11A	5	Т	1
42	PB3B	5	С		PB11B	5	С		PB11B	5	С	1
43	PB5B	5			PB13B	5			PB13B	5		1
44	VCCIO5	5			VCCIO5	5			VCCIO5	5		1
45	PB6A	5	Т	BDQS6	PB14A	5	Т	BDQS14	PB14A	5	Т	BDQS14
46	PB6B	5	C		PB14B	5	C	22	PB14B	5	C	
47	PB7A	5	T		PB15A	5	T		PB15A	5	T	
48	PB7B	5			PB15B	5	C		PB15B	5	С	
49	PB8A	5	T	VREF2_5	PB16A	5	T	VREF2_5	PB16A	5	T	VREF2_5



LFECP/EC6, LFECP/EC10 Logic Signal Connections: 208 PQFP (Cont.)

		LFEC	P6/LFE	C6	LFECP10/LFEC10			C10
Pin Number	Pin Function	Bank	LVDS	Dual Function	Pin Function	Bank	LVDS	Dual Function
85	VCCIO4	4			VCCIO4	4		
86	PB18A	4	Т	WRITEN	PB26A	4	Т	WRITEN
87	PB18B	4	С	CS1N	PB26B	4	С	CS1N
88	PB19A	4	Т	VREF1_4	PB27A	4	Т	VREF1_4
89	PB19B	4	С	CSN	PB27B	4	С	CSN
90	PB20A	4	Т	VREF2_4	PB28A	4	Т	VREF2_4
91	PB20B	4	С	D0/SPID7	PB28B	4	С	D0/SPID7
92	PB21A	4	Т	D2/SPID5	PB29A	4	Т	D2/SPID5
93	GND4	4			GND4	4		
94	PB21B	4	С	D1/SPID6	PB29B	4	С	D1/SPID6
95	PB22A	4	Т	BDQS22	PB30A	4	Т	BDQS30
96	PB22B	4	С	D3/SPID4	PB30B	4	С	D3/SPID4
97	PB23A	4	Т		PB31A	4	Т	
98	PB23B	4	С	D4/SPID3	PB31B	4	С	D4/SPID3
99	PB24A	4	Т		PB32A	4	Т	
100	PB24B	4	С	D5/SPID2	PB32B	4	С	D5/SPID2
101	PB25A	4	Т		PB33A	4	Т	
102	PB25B	4	С	D6/SPID1	PB33B	4	С	D6/SPID1
103	PB33A	4			PB41A	4		
104	VCCIO4	4			VCCIO4	4		
105*	GND3 GND4	-			GND3 GND4	-		
106	VCCIO3	3			VCCIO3	3		
107	PR27B	3	С	VREF2_3	PR36B	3	С	VREF2_3
108	PR27A	3	Т	VREF1_3	PR36A	3	Т	VREF1_3
109	PR26B	3	С		PR35B	3	С	
110	PR26A	3	Т		PR35A	3	Т	
111	PR25B	3	С		PR34B	3	С	
112	PR25A	3	Т		PR34A	3	Т	
113	PR24B	3	С		PR33B	3	С	
114	PR24A	3	Т	RDQS24	PR33A	3	Т	RDQS33
115	PR23B	3	С	RLM0_PLLC_FB_A	PR32B	3	С	RLM0_PLLC_FB_A
116	GND3	3			GND3	3		
117	PR23A	3	Т	RLM0_PLLT_FB_A	PR32A	3	Т	RLM0_PLLT_FB_A
118	PR22B	3	С	RLM0_PLLC_IN_A	PR31B	3	С	RLM0_PLLC_IN_A
119	PR22A	3	Т	RLM0_PLLT_IN_A	PR31A	3	Т	RLM0_PLLT_IN_A
120	VCCIO3	3			VCCIO3	3		
121	PR21B	3	С	DI/CSSPIN	PR30B	3	С	DI/CSSPIN
122	PR21A	3	T	DOUT/CSON	PR30A	3	Т	DOUT/CSON
123	PR20B	3	С	BUSY/SISPI	PR29B	3	С	BUSY/SISPI
124	PR20A	3	Т	D7/SPID0	PR29A	3	Т	D7/SPID0
125	CFG2	3			CFG2	3		
126	CFG1	3			CFG1	3		



LFEC3 and LFECP/EC6 Logic Signal Connections: 256 fpBGA (Cont.)

Ball		L	FEC3		LFECP6/LFEC6			
Number	Ball Function	Bank	LVDS	Dual Function	Ball Function	Bank	LVDS	Dual Function
E5	VCC	-			VCC	-		
E8	VCC	-			VCC	-		
M12	VCC	-			VCC	-		
M5	VCC	-			VCC	-		
M9	VCC	-			VCC	-		
B15	VCCAUX	-			VCCAUX	-		
R2	VCCAUX	-			VCCAUX	-		
F7	VCCIO0	0			VCCIO0	0		
F8	VCCIO0	0			VCCIO0	0		
F10	VCCIO1	1			VCCIO1	1		
F9	VCCIO1	1			VCCIO1	1		
G11	VCCIO2	2			VCCIO2	2		
H11	VCCIO2	2			VCCIO2	2		
J11	VCCIO3	3			VCCIO3	3		
K11	VCCIO3	3			VCCIO3	3		
L10	VCCIO4	4			VCCIO4	4		
L9	VCCIO4	4			VCCIO4	4		
L7	VCCIO5	5			VCCIO5	5		
L8	VCCIO5	5			VCCIO5	5		
J6	VCCIO6	6			VCCIO6	6		
K6	VCCIO6	6			VCCIO6	6		
G6	VCCIO7	7			VCCIO7	7		
H6	VCCIO7	7			VCCIO7	7		
F6	VCC	-			VCC	-		
F11	VCC	-			VCC	-		
L11	VCC	-			VCC	-		
L6	VCC	-			VCC	-		



LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA

	LFECP		LFECP/LFEC33						
Ball Number	Ball Function	Bank	LVD S	Dual Function	Ball Number	Ball Function	Bank	LVD S	Dual Function
GND	GND7	7			GND	GND7	7		
D4	PL2A	7	Т	VREF2_7	D4	PL2A	7	Т	VREF2_7
E4	PL2B	7	С	VREF1_7	E4	PL2B	7	С	VREF1_7
GND	-	-			GND	GND7	7		
C3	PL3A	7	Т		C3	PL10A	7	Т	
B2	PL3B	7	С		B2	PL10B	7	С	
E5	PL4A	7	Т		E5	PL11A	7	Т	
F5	PL4B	7	С		F5	PL11B	7	С	
D3	PL5A	7	Т		D3	PL12A	7	Т	
C2	PL5B	7	С		C2	PL12B	7	С	
GND	-	-			GND	GND7	7		
F4	PL6A	7	Т	LDQS6	F4	PL14A	7	Т	LDQS14
G4	PL6B	7	С		G4	PL14B	7	С	
E3	PL7A	7	Т		E3	PL15A	7	Т	
D2	PL7B	7	С		D2	PL15B	7	С	
B1	PL8A	7	Т	LUM0_PLLT_IN_A	B1	PL16A	7	Т	LUM0_PLLT_IN_A
C1	PL8B	7	С	LUM0_PLLC_IN_A	C1	PL16B	7	С	LUM0_PLLC_IN_A
F3	PL9A	7	Т	LUM0_PLLT_FB_A	F3	PL17A	7	Т	LUM0_PLLT_FB_A
GND	GND7	7			GND	GND7	7		
E2	PL9B	7	С	LUM0_PLLC_FB_A	E2	PL17B	7	С	LUM0_PLLC_FB_A
GND	-	-			GND	GND7	7		
G5	PL11A	7	Т		G5	PL23A	7	Т	LDQS23
H6	PL11B	7	С		H6	PL23B	7	С	
G3	PL12A	7	Т		G3	PL24A	7	Т	
H4	PL12B	7	С		H4	PL24B	7	С	
J5	PL13A	7	Т		J5	PL25A	7	Т	
H5	PL13B	7	С		H5	PL25B	7	С	
F2	PL14A	7	Т		F2	PL26A	7	Т	
GND	GND7	7			GND	GND7	7		
F1	PL14B	7	С		F1	PL26B	7	С	
E1	PL15A	7	Т		E1	PL27A	7	Т	
D1	PL15B	7	С		D1	PL27B	7	С	
H3	PL16A	7	Т		Н3	PL28A	7	Т	
G2	PL16B	7	С		G2	PL28B	7	С	
H2	PL17A	7	Т		H2	PL29A	7	Т	
G1	PL17B	7	С		G1	PL29B	7	С	
J4	PL18A	7	Т		J4	PL30A	7	Т	
GND	GND7	7			GND	GND7	7		
J3	PL18B	7	С		J3	PL30B	7	С	
J2	PL19A	7	Т	LDQS19	J2	PL31A	7	Т	LDQS31
H1	PL19B	7	С		H1	PL31B	7	С	
K4	PL20A	7	Т		K4	PL32A	7	Т	
K5	PL20B	7	С		K5	PL32B	7	С	



LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

	LFECP	20/LFE	C20		LFECP/LFEC33				
Ball Number	Ball Function	Bank	LVD S	Dual Function	Ball Number	Ball Function	Bank	LVD S	Dual Function
AB1	GND	-			AB1	GND	-		
AB22	GND	-			AB22	GND	-		
H15	GND	-			H15	GND	-		
H8	GND	-			H8	GND	-		
J10	GND	-			J10	GND	-		
J11	GND	-			J11	GND	-		
J12	GND	-			J12	GND	-		
J13	GND	-			J13	GND	-		
J14	GND	-			J14	GND	-		
J9	GND	-			J9	GND	-		
K10	GND	-			K10	GND	-		
K11	GND	-			K11	GND	-		
K12	GND	-			K12	GND	-		
K13	GND	-			K13	GND	-		
K14	GND	-			K14	GND	-		
K9	GND	-			K9	GND	-		
L10	GND	-			L10	GND	-		
L11	GND	-			L11	GND	-		
L12	GND	-			L12	GND	-		
L13	GND	-			L13	GND	-		
L14	GND	-			L14	GND	-		
L9	GND	-			L9	GND	-		
M10	GND	-			M10	GND	-		
M11	GND	-			M11	GND	-		
M12	GND	-			M12	GND	-		
M13	GND	-			M13	GND	-		
M14	GND	-			M14	GND	-		
M9	GND	-			M9	GND	-		
N10	GND	-			N10	GND	-		
N11	GND	-			N11	GND	-		
N12	GND	-			N12	GND	-		
N13	GND	-			N13	GND	-		
N14	GND	-			N14	GND	-		
N9	GND	-			N9	GND	-		
P10	GND	-			P10	GND	-		
P11	GND	-			P11	GND	-		
P12	GND	-			P12	GND	-		
P13	GND	-			P13	GND	-		
P14	GND	-			P14	GND	-		
P9	GND	-			P9	GND	-		
R15	GND	-			R15	GND	-		
R8	GND	-			R8	GND	-		
J16	VCC	-			J16	VCC	-		
J7	VCC	-			J7	VCC	-		



LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA

LFEC20/LFECP20						LFECP/EC33					
Ball Number	Ball Function	Bank	LVDS	Dual Function	Ball Number	Ball Function	Bank	LVDS	Dual Function		
GND	GND7	7			GND	GND7	7				
E3	PL2A	7	Т	VREF2_7	E3	PL2A	7	Т	VREF2_7		
E4	PL2B	7	С	VREF1_7	E4	PL2B	7	С	VREF1_7		
E5	NC	-			E5	PL6A	7	Т	LDQS6		
D5	NC	-			D5	PL6B	7	С			
F4	NC	-			F4	PL7A	7	Т			
F5	NC	-			F5	PL7B	7	С			
C3	NC	-			C3	PL8A	7	T			
D3	NC	-			D3	PL8B	7	С			
C2	NC	-			C2	PL9A	7	Т			
-	-	-			GND	GND7	7				
B2	NC	-			B2	PL9B	7	С			
B1	PL3A	7	Т		B1	PL10A	7	Т			
C1	PL3B	7	С		C1	PL10B	7	С			
F3	PL4A	7	Т		F3	PL11A	7	Т			
G3	PL4B	7	С		G3	PL11B	7	С			
D2	PL5A	7	Т		D2	PL12A	7	Т			
E2	PL5B	7	С		E2	PL12B	7	С			
-	-	-			GND	GND7	7				
D1	PL6A	7	Т	LDQS6	D1	PL14A	7	Т	LDQS14		
E1	PL6B	7	С		E1	PL14B	7	С			
F2	PL7A	7	Т		F2	PL15A	7	Т			
G2	PL7B	7	С		G2	PL15B	7	С			
F6	PL8A	7	Т	LUM0_PLLT_IN_A	F6	PL16A	7	Т	LUM0_PLLT_IN_A		
G6	PL8B	7	С	LUM0_PLLC_IN_A	G6	PL16B	7	С	LUM0_PLLC_IN_A		
H4	PL9A	7	Т	LUM0_PLLT_FB_A	H4	PL17A	7	Т	LUM0_PLLT_FB_A		
GND	GND7	7			GND	GND7	7				
G4	PL9B	7	С	LUM0_PLLC_FB_A	G4	PL17B	7	С	LUM0_PLLC_FB_A		
H6	NC	-			H6	PL19A	7	Т			
J7	NC	-			J7	PL19B	7	С			
G5	NC	-			G5	PL20A	7	Т			
H5	NC	-			H5	PL20B	7	С			
H3	NC	-			НЗ	PL21A	7	Т			
J3	NC	-			J3	PL21B	7	С			
H2	NC	-			H2	PL22A	7	T			
-	-	-			GND	GND7	7				
J2	NC	_			J2	PL22B	7	С			
J4	PL11A	7	Т		J4	PL23A	7	T	LDQS23		
J5	PL11B	7	С		J5	PL23B	7	С			
K4	PL12A	7	T		K4	PL24A	7	T			
K5	PL12B	7	C		K5	PL24B	7	C			
J6	PL13A	7	T		J6	PL25A	7	T			



LatticeEC Commercial (Continued)

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC10E-4F256C	195	-4	fpBGA	256	COM	10.2K
LFEC10E-5F256C	195	-5	fpBGA	256	COM	10.2K
LFEC10E-3Q208C	147	-3	PQFP	208	COM	10.2K
LFEC10E-4Q208C	147	-4	PQFP	208	COM	10.2K
LFEC10E-5Q208C	147	-5	PQFP	208	COM	10.2K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC15E-3F484C	352	-3	fpBGA	484	COM	15.3K
LFEC15E-4F484C	352	-4	fpBGA	484	COM	15.3K
LFEC15E-5F484C	352	-5	fpBGA	484	COM	15.3K
LFEC15E-3F256C	195	-3	fpBGA	256	COM	15.3K
LFEC15E-4F256C	195	-4	fpBGA	256	COM	15.3K
LFEC15E-5F256C	195	-5	fpBGA	256	COM	15.3K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC20E-3F672C	400	-3	fpBGA	672	COM	19.7K
LFEC20E-4F672C	400	-4	fpBGA	672	COM	19.7K
LFEC20E-5F672C	400	-5	fpBGA	672	COM	19.7K
LFEC20E-3F484C	360	-3	fpBGA	484	COM	19.7K
LFEC20E-4F484C	360	-4	fpBGA	484	COM	19.7K
LFEC20E-5F484C	360	-5	fpBGA	484	COM	19.7K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC33E-3F672C	496	-3	fpBGA	672	COM	32.8K
LFEC33E-4F672C	496	-4	fpBGA	672	COM	32.8K
LFEC33E-5F672C	496	-5	fpBGA	672	COM	32.8K
LFEC33E-3F484C	360	-3	fpBGA	484	COM	32.8K
LFEC33E-4F484C	360	-4	fpBGA	484	COM	32.8K
LFEC33E-5F484C	360	-5	fpBGA	484	COM	32.8K



LatticeECP/EC Family Data Sheet Revision History

September 2012 Data Sheet DS1000

Revision History

Date	Version	Section	Change Summary				
June 2004	01.0	_	Initial release.				
August 2004	01.1	Introduction	Added new device LFECP/LFEC33 in Table 1-1.				
		Architecture	Added New device LFECP/LFEC33 in Tables 2-9, 2-10 and 2-11.				
		DC & Switching	Added New device LFECP/LFEC33 on Supply current (Standby) tables.				
		Characteristics	Added New device LFECP/LFEC33 on Initialization Supply current tables.				
		Ordering Information	Added 33K Logic Capacity Device in Part Number Description section.				
			Added EC33, ECP33 device: Industrial and Commercial to Part Number table.				
			Corrected I/O counts in the part number tables for 100/144 TQFP and 208 PQFP packages to match Table 1-1 on page 1.				
November 2004	01.3	Introduction	Changed DDR333 (166MHz) to DDR400 (200MHz)				
			Added "RSDS" offering to the Features list: Flexible I/O Buffer				
		Architecture	Added information about Secondary Clock Sources				
			Added information about DCS				
			Added a section on "Recommended Power-up Sequence"				
			Updated Figure 2-24 "DQS Routing"				
			Added DSP Block performance numbers to Table 2-11				
			Added another row for RSDS in Table 2-13 and Table 2-14				
		DC & Switching	Updated new timing numbers				
		Characteristics	Added numbers to derating table				
			Added DC conditions to RSDS table				
			Changed LVDS Max. V _{CCIO} to 2.625				
			Added a row for RSDS in "Operating Condition" table				
			Updated standby and initialization current table				
			Added figure 3-12: sysConfig SPI port sequence				
			Added DDR Timing Table and DDR Timings Figure 3-6				
		Pinout Information	Added LFECP/EC6 to Pin Information				
			Added LFECP/EC6 to Power Supply and NC Connections				
			Added LFECP/EC6 144 TQFP Logic Signal Connections				
			Added LFECP/EC6 208 PQFP Logic Signal Connections				
			Added LFECP/EC6 256 fpBGA Logic Signal Connections				
			Added LFECP/EC6 484 fpBGA Logic Signal Connections				
		Ordering Information	Added 33K Logic Capacity Device in Part Number Description section.				
			Added Part Number table for Commercial EC33.				
			Added Part Number table for Commercial ECP33.				
			Added Part Number table for Industrial EC33.				
			Added Part Number table for Industrial ECP33.				