

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	15400
Total RAM Bits	358400
Number of I/O	195
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec15e-3fn256c

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Secondary Clock Sources

LatticeECP/EC devices have four secondary clock resources per quadrant. The secondary clock branches are tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-7.

Figure 2-7. Secondary Clock Sources



Clock Routing

The clock routing structure in LatticeECP/EC devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-8 shows this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in Figure 2-9. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-10.




Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual and Pseudo-Dual Port Modes

Figure 2-15 shows the four basic memory configurations and their input/output names. In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

Figure 2-15. sysMEM EBR Primitives



The EBR memory supports three forms of write behavior for single port or dual port operation:


- 1. **Normal** data on the output appears only during read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** a copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
- 3. **Read-Before-Write** when new data is being written, the old content of the address appears at the output. This mode is supported for x9, x18 and x36 data widths.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-16.



Figure 2-16. Memory Core Reset




For further information about sysMEM EBR block, please see the the list of technical documentation at the end of this data sheet.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-17. The GSR input to the EBR is always asynchronous.

Figure 2-17. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f_{MAX} (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becomes active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

sysDSP Block


The LatticeECP-DSP family provides a sysDSP block, making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters; Fast Fourier Transforms (FFT) functions, correlators, Reed-Solomon/Turbo/Convolution encoders and



MULTADDSUM sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-22 shows the MULTADDSUM sysDSP element.

Figure 2-22. MULTADDSUM




Clock, Clock Enable and Reset Resources

Global Clock, Clock Enable and Reset signals from routing are available to every DSP block. Four Clock, Reset and Clock Enable signals are selected for the sysDSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock enable (CE) and Reset (RST) are selected from their four respective sources (CE0, CE1, CE2, CE3 and RST0, RST1, RST2, RST3) at each input register, pipeline register and output register.



Figure 2-31. Tristate Register Block



*Latch is transparent when input is low.

Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

DDR Memory Support

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeEC devices provide this capability. In addition to these registers, the LatticeEC devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

DLL Calibrated DQS Delay Block

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic, which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-32 and 2-33 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-33. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.



BLVDS

The LatticeECP/EC devices support BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

		Тур	ical	
Parameter	Description	Zo = 45	Zo = 90	Units
Z _{OUT}	Output impedance	100	100	ohm
R _{TLEFT}	Left end termination	45	90	ohm
R _{TRIGHT}	Right end termination	45	90	ohm
V _{OH}	Output high voltage	1.375	1.48	V
V _{OL}	Output low voltage	1.125	1.02	V
V _{OD}	Output differential voltage	0.25	0.46	V
V _{CM}	Output common mode voltage	1.25	1.25	V
I _{DC}	DC output current	11.2	10.2	mA

^{1.} For input buffer, see LVDS table.



RSDS

The LatticeECP/EC devices support differential RSDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)





Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	ohm
R _S	Driver series resistor	294	ohm
R _P	Driver parallel resistor	121	ohm
R _T	Receiver termination	100	ohm
V _{OH}	Output high voltage	1.35	V
V _{OL}	Output low voltage	1.15	V
V _{OD}	Output differential voltage	0.20	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	101.5	ohm
I _{DC}	DC output current	3.66	mA




EBR Memory Timing Diagrams

Figure 3-8. Read/Write Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-9. Read/Write Mode with Input and Output Registers





PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins
P[Edge] [n-4]	A	DQ
r [Luge] [II-4]	В	DQ
P[Edge] [n-3]	A	DQ
r (Luge) [II-0]	В	DQ
P[Edge] [n-2]	A	DQ
[[Luge] [II-2]	В	DQ
P[Edge] [n-1]	A	DQ
[[Luge] [II-1]	В	DQ
P[Edge] [n]	A	[Edge]DQSn
r (Luge) [ii]	В	DQ
P[Edge] [n+1]	A	DQ
[Lage] [II+1]	В	DQ
P[Edge] [n+2]	A	DQ
[Euge] [II+2]	В	DQ
P[Edge] [n+3]	A	DQ
i [Luge] [iito]	В	DQ

Notes:

- 1. "n" is a Row/Column PIC number
- 2. The DDR interface is designed for memories that support one DQS strobe per eight bits of data. In some packages, all the potential DDR data (DQ) pins may not be available.
- 3. PIC numbering definitions are provided in the "Signal Names" column of the Signal Descriptions table.



Pin Information Summary (Cont.)

		LFECF	P/EC15	LFECP2	20/EC20	LFECP/EC33		
Pin	Туре	256-fpBGA	484-fpBGA	484-fpBGA	672-fpBGA	484-fpBGA	672-fpBGA	
Single Ended Us	er I/O	195	352	360	400	360	496	
Differential Pair U	Jser I/O	97	176	180	200	180	248	
Configuration	Dedicated	13	13	13	13	13	13	
Comiguration	Muxed	56	56	56	56	56	56	
TAP	•	5	5	5	5	5	5	
Dedicated (total	without supplies)	208	373	373	509	373	509	
V _{CC}		10	20	20	32	16	28	
V _{CCAUX}		2	12	12	20	12	20	
V _{CCPLL}		0	0	0	0	4	4	
	Bank0	2	4	4	6	4	6	
	Bank1	2	4	4	6	4	6	
	Bank2	2	4	4	6	4	6	
V	Bank3	2	4	4	6	4	6	
V _{CCIO}	Bank4	2	4	4	6	4	6	
	Bank5	2	4	4	6	4	6	
	Bank6	2	4	4	6	4	6	
	Bank7	2	4	4	6	4	6	
GND, GND0-GN	D7	20	44	44	63	44	63	
NC		0	11	3	96	3	0	
	Bank0	32/16	48/24	48/24	64/32	48/24	64/32	
	Bank1	18/9	48/24	48/24	48/24	48/24	64/32	
	Bank2	16/8	40/20	40/20	40/20	40/20	56/28	
Single Ended/ Differential I/O	Bank3	32/16	40/20	44/22	48/24	44/22	64/32	
Pair per Bank	Bank4	17/8	48/24	48/24	48/24	48/24	64/32	
r an per bank	Bank5	32/16	48/24	48/24	64/32	48/24	64/32	
	Bank6	32/16	40/20	44/22	48/24	44/22	64/32	
	Bank7	16/8	40/20	40/20	40/20	40/20	56/28	
V _{CCJ}	•	1	1	1	1	1	1	

Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.



LFEC1, LFEC3, LFECP/EC6 Logic Signal Connections: 144 TQFP

		LFEC1				ı	FEC3			LFE	CP6/E	EC6
Pin	Pin Function	Ponk	LVD S	Dual Function	Pin Function	Bank	LVD S	Dual Function	Pin Function	Bank	LVD S	Dual Function
1	VCCIO7	7	3	Duai Fullction	VCCIO7	7	3	Dual FullCtion	VCCIO7	7	3	Dual Fullction
2	PL2A	7	Т	VREF2_7	PL2A	7	Т	VREF2_7	PL2A	7	Т	VREF2_7
3	PL2B	7	С	VREF1 7	PL2B	7	С	VREF1_7	PL2B	7	С	VREF1_7
4	PL3A	7	T	VIILI 1_7	PL7A	7	T	VIILI 1_7	PL7A	7	T	VIII.
5	PL3B	7	С		PL7B	7	С		PL7B	7	С	
6	PL4A	7	T		PL8A	7	T		PL8A	7	T	
7	PL4A PL4B	7	C		PL8B	7	С		PL8B	7	С	
8	PL5A	7	T	PCLKT7_0	PL9A	7	T	PCLKT7_0	PL9A	7	T	PCLKT7_0
9	PL5A PL5B	7	C	PCLKC7_0	PL9A PL9B	7	С	PCLK17_0	PL9B	7	С	PCLKC7_0
10	XRES	6	U	PCLKC/_0	XRES	6	U	PCLKC/_U	XRES	6	C	POLNO7_0
						-			VCC	0		
11	NC NC	-			NC					-		
12	NC	-			NC	-			GND	-		
13	VCC	-			VCC	-			VCC	-		
14	TCK	6			TCK	6			TCK	6		
15	GND	-			GND	-			GND	-		
16	TDI	6			TDI	6			TDI	6		
17	TMS	6			TMS	6			TMS	6		
18	TDO	6			TDO	6			TDO	6		
19	VCCJ	6			VCCJ	6			VCCJ	6		
20	PL7A	6	Т	LLM0_PLLT_IN_A	PL11A	6	Т	LLM0_PLLT_IN_A	PL20A	6	Т	LLM0_PLLT_IN_A
21	PL7B	6	С	LLM0_PLLC_IN_A	PL11B	6	С	LLM0_PLLC_IN_A	PL20B	6	С	LLM0_PLLC_IN_A
22	PL8A	6	T	LLM0_PLLT_FB_A	PL12A	6	Т	LLM0_PLLT_FB_A	PL21A	6	Т	LLM0_PLLT_FB_A
23	PL8B	6	С	LLM0_PLLC_FB_A	PL12B	6	С	LLM0_PLLC_FB_A	PL21B	6	С	LLM0_PLLC_FB_A
24	VCCIO6	6			VCCIO6	6			VCCIO6	6		
25	PL9A	6	T		PL13A	6	Т		PL22A	6	Т	
26	PL9B	6	С		PL13B	6	С		PL22B	6	С	
27	PL10A	6	Т		PL14A	6	Т		PL23A	6	Т	
28	GND6	6			GND6	6			GND6	6		
29	PL10B	6	С		PL14B	6	С		PL23B	6	С	
30	PL11A	6	Т	LDQS11	PL15A	6	Т	LDQS15	PL24A	6	Т	LDQS24
31	PL11B	6	С		PL15B	6	С		PL24B	6	С	
32	PL12A	6	Т		PL16A	6	Т		PL25A	6	Т	
33	PL12B	6	С		PL16B	6	С		PL25B	6	С	
34	PL14A	6	Т	VREF1_6	PL18A	6	Т	VREF1_6	PL27A	6	Т	VREF1_6
35	PL14B	6	С	VREF2_6	PL18B	6	С	VREF2_6	PL27B	6	С	VREF2_6
36	VCCIO6	6			VCCIO6	6			VCCIO6	6		
37*	GND5 GND6	-			GND5 GND6	-			GND5 GND6	-		
38	VCCIO5	5			VCCIO5	5			VCCIO5	5		
39	PB2A	5	Т		PB10A	5	Т		PB10A	5	Т	
40	PB2B	5	С		PB10B	5	С		PB10B	5	С	
41	PB3A	5	Т		PB11A	5	Т		PB11A	5	Т	1
42	PB3B	5	С		PB11B	5	С		PB11B	5	С	1
43	PB5B	5			PB13B	5			PB13B	5		1
44	VCCIO5	5			VCCIO5	5			VCCIO5	5		1
45	PB6A	5	Т	BDQS6	PB14A	5	Т	BDQS14	PB14A	5	Т	BDQS14
46	PB6B	5	C		PB14B	5	C	22	PB14B	5	C	
47	PB7A	5	T		PB15A	5	T		PB15A	5	T	
48	PB7B	5			PB15B	5	C		PB15B	5	С	
49	PB8A	5	T	VREF2_5	PB16A	5	T	VREF2_5	PB16A	5	T	VREF2_5



LFEC1, LFEC3, LFECP/EC6 Logic Signal Connections: 144 TQFP (Cont.)

		I	LFEC1			ı	LFEC3		LFECP6/EC6			
Pin			LVD				LVD				LVD	
Number	Pin Function	Bank	S	Dual Function	Pin Function	Bank	S	Dual Function	Pin Function	Bank	S	Dual Function
50	PB8B	5	С	VREF1_5	PB16B	5	С	VREF1_5	PB16B	5	С	VREF1_5
51	PB9A	5	Т	PCLKT5_0	PB17A	5	Т	PCLKT5_0	PB17A	5	Т	PCLKT5_0
52	GND5	5			GND5	5			GND5	5		
53	PB9B	5	С	PCLKC5_0	PB17B	5	С	PCLKC5_0	PB17B	5	С	PCLKC5_0
54	VCCAUX	-			VCCAUX	-			VCCAUX	-		
55	VCCIO4	4			VCCIO4	4			VCCIO4	4		
56	PB10A	4	Т	WRITEN	PB18A	4	Т	WRITEN	PB18A	4	Т	WRITEN
57	PB10B	4	С	CS1N	PB18B	4	С	CS1N	PB18B	4	С	CS1N
58	PB11A	4	Т	VREF1_4	PB19A	4	Т	VREF1_4	PB19A	4	Т	VREF1_4
59	PB11B	4	С	CSN	PB19B	4	С	CSN	PB19B	4	С	CSN
60	PB12A	4	Т	VREF2_4	PB20A	4	Т	VREF2_4	PB20A	4	Т	VREF2_4
61	PB12B	4	С	D0/SPID7	PB20B	4	С	D0/SPID7	PB20B	4	С	D0/SPID7
62	PB13A	4	Т	D2/SPID5	PB21A	4	Т	D2/SPID5	PB21A	4	Т	D2/SPID5
63	GND4	4			GND4	4			GND4	4		
64	PB13B	4	С	D1/SPID6	PB21B	4	С	D1/SPID6	PB21B	4	С	D1/SPID6
65	PB14A	4	Т	BDQS14	PB22A	4	Т	BDQS22	PB22A	4	Т	BDQS22
66	PB14B	4	С	D3/SPID4	PB22B	4	С	D3/SPID4	PB22B	4	С	D3/SPID4
67	PB15A	4	Т		PB23A	4	Т		PB23A	4	Т	
68	PB15B	4	С	D4/SPID3	PB23B	4	С	D4/SPID3	PB23B	4	С	D4/SPID3
69	PB16B	4		D5/SPID2	PB24B	4		D5/SPID2	PB24B	4		D5/SPID2
70	PB17B	4		D6/SPID1	PB25B	4		D6/SPID1	PB25B	4		D6/SPID1
71	VCCIO4	4			VCCIO4	4			VCCIO4	4		
	GND3	-			GND3	-			GND3	•		
72*	GND4	-			GND4	-			GND4	-		
73	VCCIO3	3			VCCIO3	3			VCCIO3	3		
74	PR14A	3		VREF1_3	PR18A	3		VREF1_3	PR27A	3		VREF1_3
75	PR12B	3	С		PR16B	3	С		PR25B	3	С	
76	PR12A	3	Т		PR16A	3	Т		PR25A	3	Т	
77	PR11B	3	С		PR15B	3	С		PR24B	3	С	
78	PR11A	3	Т	RDQS11	PR15A	3	Т	RDQS15	PR24A	3	Т	RDQS24
79	PR10B	3	С	RLM0_PLLC_FB_A	PR14B	3	С	RLM0_PLLC_FB_A	PR23B	3	С	RLM0_PLLC_FB_A
80	GND3	3			GND3	3			GND3	3		
81	PR10A	3	Т	RLM0_PLLT_FB_A	PR14A	3	Т	RLM0_PLLT_FB_A	PR23A	3	Т	RLM0_PLLT_FB_A
82	PR9B	3	С	RLM0_PLLC_IN_A	PR13B	3	С	RLM0_PLLC_IN_A	PR22B	3	С	RLM0_PLLC_IN_A
83	PR9A	3	Т	RLM0_PLLT_IN_A	PR13A	3	Т	RLM0_PLLT_IN_A	PR22A	3	Т	RLM0_PLLT_IN_A
84	VCCIO3	3			VCCIO3	3			VCCIO3	3		
85	PR8B	3	С	DI/CSSPIN	PR12B	3	С	DI/CSSPIN	PR21B	3	С	DI/CSSPIN
86	PR8A	3	Т	DOUT/CSON	PR12A	3	Т	DOUT/CSON	PR21A	3	Т	DOUT/CSON
87	PR7B	3	С	BUSY/SISPI	PR11B	3	С	BUSY/SISPI	PR20B	3	С	BUSY/SISPI
88	PR7A	3	Т	D7/SPID0	PR11A	3	Т	D7/SPID0	PR20A	3	Т	D7/SPID0
89	CFG2	3			CFG2	3			CFG2	3		
90	CFG1	3			CFG1	3			CFG1	3		
91	CFG0	3			CFG0	3			CFG0	3		
92	VCC	-			VCC	-			VCC	-		
93	PROGRAMN	3			PROGRAMN	3			PROGRAMN	3		
94	CCLK	3			CCLK	3			CCLK	3		
95	INITN	3			INITN	3			INITN	3		
96	GND	-			GND	-			GND	-		
97	DONE	3			DONE	3			DONE	3		
98	GND	-			GND				GND	-		



LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)

Ball		LFECF	10/LFEC	10	LFECP15/LFEC15				
Number	Ball Function	Bank	LVDS	Dual Function	Ball Function	Bank	LVDS	Dual Function	
N7	PB18B	5	С		PB18B	5	С		
R7	PB19A	5	Т		PB19A	5	Т		
R8	PB19B	5	С		PB19B	5	С		
M7	PB20A	5	Т		PB20A	5	Т		
M8	PB20B	5	С		PB20B	5	С		
T8	PB21A	5	T		PB21A	5	Т		
GND	GND5	5			GND5	5			
Т9	PB21B	5	С		PB21B	5	С		
P8	PB22A	5	T	BDQS22	PB22A	5	Т	BDQS22	
N8	PB22B	5	С		PB22B	5	С		
R9	PB23A	5	T		PB23A	5	Т		
R10	PB23B	5	С		PB23B	5	С		
P9	PB24A	5	T	VREF2_5	PB24A	5	Т	VREF2_5	
N9	PB24B	5	С	VREF1_5	PB24B	5	С	VREF1_5	
T10	PB25A	5	Т	PCLKT5_0	PB25A	5	Т	PCLKT5_0	
GND	GND5	5			GND5	5			
T11	PB25B	5	С	PCLKC5_0	PB25B	5	С	PCLKC5_0	
T12	PB26A	4	Т	WRITEN	PB26A	4	Т	WRITEN	
T13	PB26B	4	С	CS1N	PB26B	4	С	CS1N	
P10	PB27A	4	Т	VREF1_4	PB27A	4	Т	VREF1_4	
N10	PB27B	4	С	CSN	PB27B	4	С	CSN	
T14	PB28A	4	Т	VREF2_4	PB28A	4	Т	VREF2_4	
T15	PB28B	4	С	D0/SPID7	PB28B	4	С	D0/SPID7	
M10	PB29A	4	Т	D2/SPID5	PB29A	4	Т	D2/SPID5	
GND	GND4	4			GND4	4			
M11	PB29B	4	С	D1/SPID6	PB29B	4	С	D1/SPID6	
R11	PB30A	4	Т	BDQS30	PB30A	4	Т	BDQS30	
P11	PB30B	4	С	D3/SPID4	PB30B	4	С	D3/SPID4	
R13	PB31A	4	Т		PB31A	4	Т		
R14	PB31B	4	С	D4/SPID3	PB31B	4	С	D4/SPID3	
P12	PB32A	4	Т		PB32A	4	Т		
P13	PB32B	4	С	D5/SPID2	PB32B	4	С	D5/SPID2	
N11	PB33A	4	Т		PB33A	4	Т		
GND	GND4	4			GND4	4			
N12	PB33B	4	С	D6/SPID1	PB33B	4	С	D6/SPID1	
R12	PB34A	4			PB34A	4			
GND	GND4	4			GND4	4			
GND	GND4	4			GND4	4			
-	-	-			GND4	4			
-	-	-			GND4	4			
GND	GND3	3			GND3	3			
N13	PR36B	3	С	VREF2_3	PR44B	3	С	VREF2_3	
N14	PR36A	3	Т	VREF1_3	PR44A	3	Т	VREF1_3	



LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)

Number Ball Function Bank LVDS Dual Function Ball Function Park LVDS Dual Function A10 PT25B 0 C PCLKCO_0 PT25B 0 C PCLKCO_0 B10 QRDO 0 C PCLKCO_0 PT26B 0 C PCLKCO_0 B9 PT25A 0 T PCLKTO_0 PT24A 0 T PCLKTO_0 E9 PT23B 0 C VREF1_0 PT24A 0 T VREF1_0 B9 PT23B 0 C VREF2_0 PT24A 0 T VREF2_0 B9 PT23B 0 C PT23B 0 C VREF2_0 B9 PT23B 0 C PT23B 0 C C C8 PT23B 0 C PT23B 0 C C GND GND 0 C PT22B 0 C T	Ball		LFECF	10/LFEC	:10		LFECF	15/LFEC	:15
GND		Ball Function	Bank	LVDS	Dual Function	Ball Function	Bank	LVDS	Dual Function
B10	A10	PT25B	0	С	PCLKC0_0	PT25B	0	С	PCLKC0_0
C9 PT24B 0 C VREF1_0 PT24B 0 C VREF1_0 B9 PT24A 0 T VREF2_0 PT24B 0 T VREF2_0 E9 PT23B 0 C PT23B 0 C D9 PT23A 0 T PT23B 0 C D8 PT22B 0 C PT22B 0 T C8 PT22A 0 T TDQS22 PT22B 0 C GND GND0 0 GND0 0 T TDQS22 PT2B 0 C GND GND0 0 GND0 0 T TDQS22 PT2B 0 C GND TDQS22 PT2B 0 C C GND GND0 0 T TDQS22 PT2B 0 C C GND 0 T TDQS24 0 T TDQS24 0 T TDQS24	GND	GND0	0			GND0	0		
B9 PT24A 0 T VREF2_0 PT24A 0 T VREF2_0 E9 PT23B 0 C PT23B 0 C D9 PT23A 0 T PT2B 0 C D8 PT22B 0 C PT22B 0 C C8 PT22A 0 T TDQS22 PT22A 0 T TDQS22 A9 PT21B 0 C PT21B 0 C GDGD0 0 GDGD0 0 GDGD0 0 GDGD0 0 GDGD0 0 GDGD0 0 T DDGD0 <	B10	PT25A	0	Т	PCLKT0_0	PT25A	0	Т	PCLKT0_0
E9 PT23B 0 C PT23B 0 C D9 PT23A 0 T PT23B 0 T D8 PT22B 0 C PT22B 0 C C8 PT22A 0 T TDQS22 PT22A 0 T TDQS22 A9 PT21B 0 C PT21B 0 C GNDO 0 C A8 PT21A 0 T PT21A 0 T T PT21A 0 T T PT21B 0 C PT3B 0 C PT3B 0 C PT4D4B 0 T T PT21A 0 T PT4D4B 0 C C PT1BB 0	C9	PT24B	0	С	VREF1_0	PT24B	0	С	VREF1_0
D9	B9	PT24A	0	Т	VREF2_0	PT24A	0	Т	VREF2_0
D8 PT22B 0 C PT22B 0 C TDQS22 PT22B 0 T TDQS22 A9 PT21B 0 C PT21B 0 C PT21B 0 C GND GND0 0 GND0 0 0 C GND0 0 T DC	E9	PT23B	0	С		PT23B	0	С	
C8 PT22A 0 T TDQS22 PT22A 0 T TDQS22 A9 PT21B 0 C PT21B 0 C GND GND0 0 GND0 0 A A8 PT20B 0 C PT20B 0 T B8 PT20B 0 C PT20B 0 T B7 PT20A 0 T PT20A 0 T D7 PT19B 0 C PT19B 0 C C7 PT19B 0 C PT19B 0 T A7 PT18B 0 C PT18B 0 T A6 PT18A 0 T PT18B 0 C GND GND0 0 GND0 0 C GND GND0 0 GND0 0 C E6 PT16B 0 C PT16B <td< td=""><td>D9</td><td>PT23A</td><td>0</td><td>Т</td><td></td><td>PT23A</td><td>0</td><td>Т</td><td></td></td<>	D9	PT23A	0	Т		PT23A	0	Т	
A9 PT21B O C PT21B O C GND GNDO 0 GNDO 0 0 0 0 A8 PT21A 0 T PT21A 0 T PT20A 0 T B8 PT20B 0 C PT20A 0 T PT20A 0 T D7 PT19B 0 C PT19B 0 C C PT19B 0 C C PT19B 0 C C PT19B 0 C C PT19B 0 T D T PT19B 0 C C PT18B 0 T D T PT19B 0 C PT18B 0 T PT18B 0 T PT18B 0 T PT17B 0 T PT17B 0 T PT17B 0 C PT17B 0 C PT17B 0 C C	D8	PT22B	0	С		PT22B	0	С	
GND	C8	PT22A	0	Т	TDQS22	PT22A	0	Т	TDQS22
A8 PT21A 0 T PT20B 0 C B8 PT20B 0 C PT20B 0 C B7 PT20A 0 T PT20B 0 C D7 PT19B 0 C PT19B 0 C C7 PT19B 0 C PT19B 0 T A7 PT18B 0 C PT18B 0 T A6 PT18A 0 T PT18B 0 T B6 PT18A 0 T PT17B 0 C GND GND0 0 GND0 0 T B6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT15B 0 C B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0	A9	PT21B	0	С		PT21B	0	С	
B8 PT20B 0 C PT20B 0 C B7 PT20A 0 T PT20A 0 T D7 PT19B 0 C PT19B 0 C C7 PT19A 0 T PT18B 0 C A7 PT18B 0 C PT18B 0 C A6 PT18A 0 T PT18B 0 C A6 PT18B 0 C PT18B 0 C GND GND0 0 GND0 0 C C GND GND0 0 GND0 0 C C C6 PT16B 0 C PT16B 0 C C PT16B 0 C C PT16B 0 C C C DT	GND	GND0	0			GND0	0		
B7 PT20A 0 T PT20A 0 T D7 PT19B 0 C PT19B 0 C C7 PT19A 0 T PT19B 0 T A7 PT18B 0 C PT18B 0 C A6 PT18A 0 T PT18B 0 T E7 PT17B 0 C PT18B 0 C GND GND0 0 GND0 0 C E6 PT17A 0 T PT16B 0 C C6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT15B 0 C B6 PT15B 0 C PT15B 0 C B5 PT14B 0 C PT14B 0 C A4 PT14B 0 C PT14B 0	A8	PT21A	0	Т		PT21A	0	Т	
D7 PT19B 0 C PT19B 0 C C7 PT19A 0 T PT19A 0 T A7 PT18B 0 C PT18B 0 C A6 PT18A 0 T PT17B 0 C GND GND0 0 GND0 0 C GND GND0 0 GND0 0 C GRD GND0 0 GND0 0 C GRD GND0 0 GND0 0 C GRD GND0 0 T PT16B 0 C C C6 PT16B 0 C PT16B 0 C C C C C C C C C C C C C C C C C C C D T D T D T D T <td< td=""><td>B8</td><td>PT20B</td><td>0</td><td>С</td><td></td><td>PT20B</td><td>0</td><td>С</td><td></td></td<>	B8	PT20B	0	С		PT20B	0	С	
C7 PT19A 0 T PT19B 0 T A7 PT18B 0 C PT18B 0 C A6 PT18A 0 T PT18A 0 T E7 PT17B 0 C PT17B 0 C GND GNDO 0 GNDO 0 C E6 PT17A 0 T PT17A 0 T D6 PT16B 0 C PT16B 0 C C6 PT16A 0 T PT16B 0 C C6 PT16A 0 T PT16B 0 C C6 PT16B 0 C PT15B 0 C B6 PT15B 0 C PT14B 0 T A4 PT14A 0 T TDQS14 PT14B 0 C - GNDO 0 GNDO 0 <td>B7</td> <td>PT20A</td> <td>0</td> <td>Т</td> <td></td> <td>PT20A</td> <td>0</td> <td>Т</td> <td></td>	B7	PT20A	0	Т		PT20A	0	Т	
A7 PT18B 0 C PT18B 0 C A6 PT18A 0 T PT18A 0 T E7 PT17B 0 C PT17B 0 C GND GND0 0 GND0 0 C B6 PT17A 0 T PT16B 0 C C6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT15B 0 C B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15B 0 C B5 PT15A 0 T PT15B 0 C B4 PT14B 0 C PT14B 0 C B5 PT14B 0 C PT14B 0 C A4 PT14B 0 C PT13B 0	D7	PT19B	0	С		PT19B	0	С	
A6 PT18A 0 T PT18A 0 T E7 PT17B 0 C PT17B 0 C GND GND0 0 GND0 0 C GND GND0 0 T PT17A 0 T D6 PT16B 0 C PT16B 0 C C6 PT16A 0 T PT16B 0 C B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15B 0 C B5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C PT13B 0 C B2 PT12B 0 T PT13B 0 T T	C7	PT19A	0	Т		PT19A	0	Т	
E7 PT17B 0 C PT17B 0 C GND GND0 0 GND0 0 C E6 PT17A 0 T PT17A 0 T D6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT16B 0 C C6 PT16B 0 C PT16B 0 C B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15B 0 C B5 PT14B 0 C PT14B 0 C A4 PT14B 0 C PT13B 0 C - GND0 0 GND0 0 C B2 PT13A 0 T PT12B 0 C	A7	PT18B	0	С		PT18B	0	С	
GND GNDO 0 GNDO 0 E6 PT17A 0 T PT17A 0 T D6 PT16B 0 C PT16B 0 C C6 PT16A 0 T PT16A 0 T B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C PT13B 0 C B4 PT13A 0 T PT12B 0 C PT12B 0 C B3 PT12A 0 T PT11B 0 C C PT11B 0 C C PT11B 0 <td< td=""><td>A6</td><td>PT18A</td><td>0</td><td>Т</td><td></td><td>PT18A</td><td>0</td><td>Т</td><td></td></td<>	A6	PT18A	0	Т		PT18A	0	Т	
E6 PT17A 0 T PT17A 0 T D6 PT16B 0 C PT16B 0 C C6 PT16A 0 T PT16A 0 T B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C PT13B 0 C - GND0 0 GND0 0 GND0 0 C B2 PT13A 0 T PT12B 0 C PT12B 0 C C B3 PT12A 0 T PT11B 0 C C C PT11B 0<	E7	PT17B	0	С		PT17B	0	С	
D6 PT16B 0 C PT16B 0 C C6 PT16A 0 T PT16A 0 T B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C PT13B 0 C - GND0 0 GND0 0 GND0 0 C A2 PT13A 0 T PT12B 0 C PT12B 0 C D D C PT12B 0 C PT11B 0 C PT11B 0 C PT11B 0 C PT11B 0 C PT10B 0	GND	GND0	0			GND0	0		
C6 PT16A 0 T PT16A 0 T B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C C PT13B 0 C - GND0 0 GND0 0 O C PT13B 0 C C PT13B 0 C C PT13B 0 C C PT13B 0 T DT	E6	PT17A	0	Т		PT17A	0	Т	
B6 PT15B 0 C PT15B 0 C B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C C - GND0 0 GND0 0 C GND0 0 T TDQS14 DT TDQS14 DT TDQS14 DT TDQS14 DT TDQS14 DT TDQS14 DT DT DDQS14 DT	D6	PT16B	0	С		PT16B	0	С	
B5 PT15A 0 T PT15A 0 T A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C C GND0 0 0 C C GND0 0 0 T DQS14 A A A PT13B 0 C C GND0 0 C DQS14 A <td< td=""><td>C6</td><td>PT16A</td><td>0</td><td>Т</td><td></td><td>PT16A</td><td>0</td><td>Т</td><td></td></td<>	C6	PT16A	0	Т		PT16A	0	Т	
A5 PT14B 0 C PT14B 0 C A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C - GND0 0 GND0 0 C A2 PT13A 0 T PT13A 0 T B2 PT12B 0 C PT12B 0 C B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT10B 0 C B4 PT10A 0 T PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 O A1 GND - GND	B6	PT15B	0	С		PT15B	0	С	
A4 PT14A 0 T TDQS14 PT14A 0 T TDQS14 A3 PT13B 0 C PT13B 0 C - GND0 0 GND0 0 C A2 PT13A 0 T PT13A 0 T B2 PT12B 0 C PT12B 0 C B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT10A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 A1 GND - GND - GND - GND - G10 GND<	B5	PT15A	0	Т		PT15A	0	Т	
A3 PT13B 0 C PT13B 0 C - GND0 0 GND0 0 C A2 PT13A 0 T PT13A 0 T B2 PT12B 0 C PT12B 0 C B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT10B 0 C C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 O GND GND0 0 GND0 O GND0 O GND O C G10 GND - GND - GND - GND - GND -	A5	PT14B	0	С		PT14B	0	С	
- GNDO 0 FT13A 0 T FT12B 0 C FT12B 0 C FT12B 0 C FT11B 0 C FT1B	A4	PT14A	0	Т	TDQS14	PT14A	0	Т	TDQS14
A2 PT13A 0 T PT12B 0 C B2 PT12B 0 C PT12B 0 C B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT11A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND0 0 GND0 0 GND0 0 A1 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - - GND -	А3	PT13B	0	С		PT13B	0	С	
B2 PT12B 0 C PT12B 0 C B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT11A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND0 0 GND - GND - A16 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - - GND -	-	GND0	0			GND0	0		
B3 PT12A 0 T PT12A 0 T D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT11A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND0 0 GND0 0 GND - A16 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - GND -	A2	PT13A	0	Т		PT13A	0	Т	
D5 PT11B 0 C PT11B 0 C C5 PT11A 0 T PT11A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND 0 GND - GND - A16 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - - GND -	B2	PT12B	0	С		PT12B	0	С	
C5 PT11A 0 T PT11A 0 T C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND 0 GNDO 0 GNDO 0 GND GND 0 GND 0 GND - A1 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - GND -	B3	PT12A	0	Т		PT12A	0	Т	
C4 PT10B 0 C PT10B 0 C B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND 0 GND - GND - A1 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - GND -	D5	PT11B	0	С		PT11B	0	С	
B4 PT10A 0 T PT10A 0 T GND GND0 0 GND0 0 GND0 0 GND GND 0 GND - GND - A1 GND - GND - GND - A16 GND - GND - GND - G10 GND - GND - GND - G7 GND - GND - - -	C5	PT11A	0	Т		PT11A	0	Т	
GND GND0 0 GND0 0 GND GND0 0 GND0 0 A1 GND - GND - A16 GND - GND - G10 GND - GND - G7 GND - GND -	C4	PT10B	0	С		PT10B	0	С	
GND GND0 0 GND0 0 A1 GND - GND - A16 GND - GND - G10 GND - GND - G7 GND - GND -	B4	PT10A	0	T		PT10A	0	T	
A1 GND - GND - A16 GND - GND - G10 GND - GND - G7 GND - GND -	GND	GND0	0			GND0	0		
A16 GND - G10 GND - G7 GND - GRD -	GND	GND0	0			GND0	0		
G10 GND - G7 GND - G8 GND -	A1	GND	-			GND	-		
G7 GND - GND -	A16	GND	-			GND	-		
	G10	GND	-			GND	-		
G8 GND - GND -	G7	GND	-			GND	-		
	G8	GND	-			GND	-		



LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

	LF	EC20/L	FECP2	0			LFECP	EC33	, ,
Ball Number	Ball Function	Bank	LVDS	Dual Function	Ball Number	Ball Function	Bank	LVDS	Dual Function
Y19	NC	-			Y19	PR65A	3	Т	RDQS65
AA23	NC	-			AA23	PR64B	3	С	
-	-	-			GND	GND3	3		
AA22	NC	-			AA22	PR64A	3	Т	
AB23	NC	-			AB23	PR63B	3	С	
AB24	NC	-			AB24	PR63A	3	Т	
Y21	NC	-			Y21	PR62B	3	С	
AA21	NC	-			AA21	PR62A	3	Т	
Y23	NC	-			Y23	PR61B	3	С	
Y22	NC	-			Y22	PR61A	3	Т	
AA24	NC	-			AA24	PR60B	3	С	
-	-	-			GND	GND3	3		
Y24	NC	-			Y24	PR60A	3	Т	
AC25	PR47B	3	С		AC25	PR59B	3	С	
AC26	PR47A	3	Т		AC26	PR59A	3	Т	
AB25	PR46B	3	С		AB25	PR58B	3	С	
AA25	PR46A	3	Т		AA25	PR58A	3	Т	
AB26	PR45B	3	С		AB26	PR57B	3	С	
AA26	PR45A	3	Т	RDQS45	AA26	PR57A	3	Т	RDQS57
W23	PR44B	3	С	RLM0_PLLC_IN_A	W23	PR56B	3	С	RLM0_PLLC_IN_A
GND	GND3	3			GND	GND3	3		
W24	PR44A	3	Т	RLM0_PLLT_IN_A	W24	PR56A	3	Т	RLM0_PLLT_IN_A
W22	PR43B	3	С	RLM0_PLLC_FB_A	W22	PR55B	3	С	RLM0_PLLC_FB_A
W21	PR43A	3	Т	RLM0_PLLT_FB_A	W21	PR55A	3	Т	RLM0_PLLT_FB_A
Y25	PR42B	3	С	DI/CSSPIN	Y25	PR54B	3	С	DI/CSSPIN
Y26	PR42A	3	Т	DOUT/CSON	Y26	PR54A	3	Т	DOUT/CSON
W25	PR41B	3	С	BUSY/SISPI	W25	PR53B	3	С	BUSY/SISPI
W26	PR41A	3	Т	D7/SPID0	W26	PR53A	3	Т	D7/SPID0
V24	CFG2	3			V24	CFG2	3		
V21	CFG1	3			V21	CFG1	3		
V23	CFG0	3			V23	CFG0	3		
V22	PROGRAMN	3			V22	PROGRAMN	3		
V20	CCLK	3			V20	CCLK	3		
V25	INITN	3			V25	INITN	3		
U20	DONE	3			U20	DONE	3		
V26	PR39B	3	С		V26	PR51B	3	С	
GND	GND3	3			GND	GND3	3		
U26	PR39A	3	Т		U26	PR51A	3	Т	
U24	PR38B	3	С		U24	PR50B	3	С	
U25	PR38A	3	Т		U25	PR50A	3	Т	
U23	PR37B	3	С		U23	PR49B	3	С	
U22	PR37A	3	Т		U22	PR49A	3	Т	



LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

	LF)	LFECP/EC33						
Ball	Ball				Ball	Ball			Dual
Number	Function	Bank	_	Dual Function	Number	Function	Bank	LVDS	Function
U21	PR36B	3	С		U21	PR48B	3	С	
T21	PR36A	3	Т	RDQS36	T21	PR48A	3	Т	RDQS48
T25	PR35B	3	С		T25	PR47B	3	С	
GND	GND3	3			GND	GND3	3		
T26	PR35A	3	Т		T26	PR47A	3	Т	
T22	PR34B	3	С		T22	PR46B	3	С	
T23	PR34A	3	Т		T23	PR46A	3	T	
T24	PR33B	3	С		T24	PR45B	3	С	
R23	PR33A	3	Т		R23	PR45A	3	T	
R25	PR32B	3	С		R25	PR44B	3	С	
R24	PR32A	3	Т		R24	PR44A	3	Т	
R26	PR31B	3	С		R26	PR43B	3	С	
GND	GND3	3			GND	GND3	3		
P26	PR31A	3	Т		P26	PR43A	3	Т	
R21	PR30B	3	С		R21	PR42B	3	С	
R22	PR30A	3	Т		R22	PR42A	3	Т	
P25	PR29B	3	С		P25	PR41B	3	С	
P24	PR29A	3	Т		P24	PR41A	3	Т	
P23	PR28B	3	С		P23	PR40B	3	С	
P22	PR28A	3	Т	RDQS28	P22	PR40A	3	Т	RDQS40
N26	PR27B	3	С		N26	PR39B	3	С	
GND	GND3	3			GND	GND3	3		
M26	PR27A	3	Т		M26	PR39A	3	Т	
N21	PR26B	3	С		N21	PR38B	3	С	
P21	PR26A	3	Т		P21	PR38A	3	Т	
N23	PR25B	3	С		N23	PR37B	3	С	
N22	PR25A	3	Т		N22	PR37A	3	Т	
N25	PR24B	3	С		N25	PR36B	3	С	
N24	PR24A	3	Т		N24	PR36A	3	Т	
L26	PR22B	2	С	PCLKC2_0	L26	PR34B	2	С	PCLKC2_0
GND	GND2	2			GND	GND2	2		
K26	PR22A	2	Т	PCLKT2_0	K26	PR34A	2	Т	PCLKT2_0
M22	PR21B	2	С		M22	PR33B	2	С	
M23	PR21A	2	Т		M23	PR33A	2	Т	
M25	PR20B	2	С		M25	PR32B	2	С	
M24	PR20A	2	Т		M24	PR32A	2	Т	
M21	PR19B	2	С		M21	PR31B	2	С	
L21	PR19A	2	Т	RDQS19	L21	PR31A	2	Т	RDQS31
L22	PR18B	2	С		L22	PR30B	2	С	
GND	GND2	2			GND	GND2	2		
L23	PR18A	2	Т		L23	PR30A	2	Т	
L25	PR17B	2	С		L25	PR29B	2	С	
								_	



LatticeECP Commercial (Continued)

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFECP33E-3F484C	360	-3	fpBGA	484	COM	32.8K
LFECP33E-4F484C	360	-4	fpBGA	484	COM	32.8K
LFECP33E-5F484C	360	-5	fpBGA	484	COM	32.8K

LatticeEC Industrial

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC1E-3Q208I	112	-3	PQFP	208	IND	1.5K
LFEC1E-4Q208I	112	-4	PQFP	208	IND	1.5K
LFEC1E-3T144I	97	-3	TQFP	144	IND	1.5K
LFEC1E-4T144I	97	-4	TQFP	144	IND	1.5K
LFEC1E-3T100I	67	-3	TQFP	100	IND	1.5K
LFEC1E-4T100I	67	-4	TQFP	100	IND	1.5K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC3E-3F256I	160	-3	fpBGA	256	IND	3.1K
LFEC3E-4F256I	160	-4	fpBGA	256	IND	3.1K
LFEC3E-3Q208I	145	-3	PQFP	208	IND	3.1K
LFEC3E-4Q208I	145	-4	PQFP	208	IND	3.1K
LFEC3E-3T144I	97	-3	TQFP	144	IND	3.1K
LFEC3E-4T144I	97	-4	TQFP	144	IND	3.1K
LFEC3E-3T100I	67	-3	TQFP	100	IND	3.1K
LFEC3E-4T100I	67	-4	TQFP	100	IND	3.1K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC6E-3F484I	224	-3	fpBGA	484	IND	6.1K
LFEC6E-4F484I	224	-4	fpBGA	484	IND	6.1K
LFEC6E-3F256I	195	-3	fpBGA	256	IND	6.1K
LFEC6E-4F256I	195	-4	fpBGA	256	IND	6.1K
LFEC6E-3Q208I	147	-3	PQFP	208	IND	6.1K
LFEC6E-4Q208I	147	-4	PQFP	208	IND	6.1K
LFEC6E-3T144I	97	-3	TQFP	144	IND	6.1K
LFEC6E-4T144I	97	-4	TQFP	144	IND	6.1K

Part Number	I/Os	Grade	Package	Pins	Temp.	LUTs
LFEC10E-3F484I	288	-3	fpBGA	484	IND	10.2K
LFEC10E-4F484I	288	-4	fpBGA	484	IND	10.2K
LFEC10E-3F256I	195	-3	fpBGA	256	IND	10.2K
LFEC10E-4F256I	195	-4	fpBGA	256	IND	10.2K
LFEC10E-3 P208I	147	-3	PQFP	208	IND	10.2K
LFEC10E-4 P208I	147	-4	PQFP	208	IND	10.2K



LatticeECP/EC Family Data Sheet Revision History

September 2012 Data Sheet DS1000

Revision History

Date	Version	Section	Change Summary		
June 2004	01.0	_	Initial release.		
August 2004	01.1	Introduction	Added new device LFECP/LFEC33 in Table 1-1.		
		Architecture	Added New device LFECP/LFEC33 in Tables 2-9, 2-10 and 2-11.		
		DC & Switching	Added New device LFECP/LFEC33 on Supply current (Standby) tables.		
		Characteristics	Added New device LFECP/LFEC33 on Initialization Supply current tables.		
		Ordering Information	Added 33K Logic Capacity Device in Part Number Description section.		
			Added EC33, ECP33 device: Industrial and Commercial to Part Number table.		
			Corrected I/O counts in the part number tables for 100/144 TQFP and 208 PQFP packages to match Table 1-1 on page 1.		
November 2004	01.3	Introduction	Changed DDR333 (166MHz) to DDR400 (200MHz)		
			Added "RSDS" offering to the Features list: Flexible I/O Buffer		
		Architecture	Added information about Secondary Clock Sources		
			Added information about DCS		
			Added a section on "Recommended Power-up Sequence"		
			Updated Figure 2-24 "DQS Routing"		
			Added DSP Block performance numbers to Table 2-11		
	DC & Switching Characteristics		Added another row for RSDS in Table 2-13 and Table 2-14		
		Updated new timing numbers			
		Characteristics	Added numbers to derating table		
			Added DC conditions to RSDS table		
			Changed LVDS Max. V _{CCIO} to 2.625		
			Added a row for RSDS in "Operating Condition" table		
			Updated standby and initialization current table		
			Added figure 3-12: sysConfig SPI port sequence		
			Added DDR Timing Table and DDR Timings Figure 3-6		
			Pinout Information	Added LFECP/EC6 to Pin Information	
			Added LFECP/EC6 to Power Supply and NC Connections		
			Added LFECP/EC6 144 TQFP Logic Signal Connections		
			Added LFECP/EC6 208 PQFP Logic Signal Connections		
			Added LFECP/EC6 256 fpBGA Logic Signal Connections		
			Added LFECP/EC6 484 fpBGA Logic Signal Connections		
		Ordering Information	Added 33K Logic Capacity Device in Part Number Description section.		
			Added Part Number table for Commercial EC33.		
			Added Part Number table for Commercial ECP33.		
			Added Part Number table for Industrial EC33.		
			Added Part Number table for Industrial ECP33.		



Date	Version	Section	Change Summary				
December 2004	01.4	Architecture	Updated Hot Socketing Recommended Power Up Sequence section.				
		Pinout Information	Added LFEC1, LFEC3, LFECP/EC10, LFECP/EC15 to Pin Information				
		Added LFEC1, LFEC3, LFECP/EC10, LFECP/EC15 to Power Supply and NC Connections					
			Added LFEC1 and LFEC3 100 TQFP Pinout				
			Added LFEC1 and LFEC3 144 TQFP Pinout				
			Added LFEC1, LFEC3 and LFECP/EC10 208 PQFP Pinout				
			Added LFEC3, LFECP/EC10 and LFECP/EC15 256 fpBGA Pinout				
			Added LFECP/EC10 and LFECP/EC15 484 fpBGA Pinout				
		Ordering Information	Added Lead-Free Package Designators				
			Added Lead-Free Ordering Part Numbers				
		Supplemental Information	Updated list of technical notes.				
April 2005	01.5	Architecture	EBR memory support section has been updated with clarification.				
			Updated sysIO buffer pair section.				
		DC & Switching	Hot Socketing Specification has been updated.				
		Characteristics	DC Electrical Characteristics table (I _{IL} , I _{IH}) has been updated.				
			Supply Current (Standby) table has been updated.				
		Initialization Supply Current table has been updated.					
		External Switching Characteristics section has been updated.					
			Removed t _{RSTW} spec. from PLL Parameter table.				
		t _{RST} specifications have been updated.					
			sysCONFIG Port Timing Specifications (t _{BSCL} , t _{IODISS} , t _{PRGMRJ}) have been updated.				
		Pinout Information	Added LFECP/EC33 Pinout Information				
			Pin Information Summary table has been updated.				
			Power Supply and NC Connection table has been updated.				
		484-fpBGA logic connection has been updated (Ball # J6, J17, P6 and P17 for ECP/EC33 are now called VCCPLL).					
		672-fpBGA logic connection has been updated (Ball # K19, L8, U19, U8 for ECP/EC33 are now called VCCPLL).					
May 2005	01.6	Introduction	ECP/EC33 EBR SRAM Bits and Blocks have been updated to 498K and 54 respectively.				
		Architecture	Table 2-10 has been updated (ECP/EC33 EBR SRAM Bits and Blocks have been updated to 498K and 54 respectively.)				
			Recommended Power Up Sequence section has been removed.				
		DC & Switching	Supply Current (Standby) table has been updated.				
		Characteristics	Initialization Supply Current table has been updated.				
			Vos test condition has been updated to (VOP+VOM)/2.				
			Register-to-Register performance table has been updated (rev. G 0.27).				
			External switching characteristics have been updated (rev. G 0.27).				
			Internal timing parameters have been updated (rev. G 0.27).				
			Timing adders have been updated (rev. G 0.27).				
			sysCONFIG port timing specifications have been updated.				
		Pinout Information	Pin Information Summary table has been updated.				
			Power Supply and NC Connection table has been updated.				
		Ordering Information	OPN list has been updated.				



Date	Version	Section	Change Summary
September 2005	02.0	Architecture	sysIO section has been updated.
		DC & Switching	Recommended Operating Conditions has been updated with V _{CCPLL} .
		Characteristics	DC Electrical Characteristics table has been updated
			Removed 5V Tolerant Input Buffer section.
			Register-to-Register performance table has been updated (rev. G 0.28).
			LatticeECP/EC External Switching Characteristics table has been updated (rev. G 0.28).
			LatticeECP/EC Internal Switching Characteristics table has been updated (rev. G 0.28).
			LatticeECP/EC Family Timing Adders have been updated (rev. G 0.28).
			sysCLOCK PLL timing table has been updated (rev. G 0.28)
			LatticeECP/EC sysCONFIG Port Timing specification table has been updated (rev. G 0.28).
			Master Clock table has been updated (rev. G 0.28).
			JTAG Port Timing specification table has been updated (rev. G 0.28).
		Pinout Information	Signal Description table has been updated with V _{CCPLL} .
November 2005	02.1	DC & Switching Characteristics	Pin-to-Pin Performance table has been updated (G 0.30) - 4:1MUX, 8:1MUX, 16:1MUX, 32:1MUX Register-to-Register Performance (G 0.30) - No timing number changes.
			External Switching Characteristics (G 0.30) - No timing number changes.
			Internal Switching Characteristics (G 0.30)
			$^{-t} \text{SUP_DSP}, ^t \text{HP_DSP}, ^t \text{SUO_DSP}, ^t \text{COI_DSP}, ^t \text{COD_DSP}$ numbers have been updated.
			Family Timing Adders (G 0.30) - No timing number changes.
			sysCLOCK PLL Timing (G 0.30) - No timing number changes.
			sysCONFIG Port Timing Specifications (G 0.30) - No timing number changes.
			Master Clock (G 0.30) - No timing number changes.
			JTAG Port Timing Specification (G 0.30) - No timing number changes.
		Ordering Information	Added 208-PQFP lead-free part numbers.
March 2006	02.2	DC & Switching Characteristics	Added footnote 3. to $\ensuremath{V_{CCAUX}}$ in the Recommended Operating Conditions table.
January 2007	02.3	Architecture	EBR Asynchronous Reset section added.
February 2007	02.4	Architecture	Updated EBR Asynchronous Reset section.
			Updated Maximum Number of Elements in a Block table - MAC value for x9 changed to 2.
May 2007	02.5	Architecture	Updated text in Ripple Mode section.
November 2007	02.6	DC & Switching Characteristics	Added JTAG Port Waveforms diagram.
			Updated t _{RST} timing information in the sysCLOCK PLL Timing table.
		Pinout Information	Added Thermal Management text section.
		Supplemental Information	Updated title list.
February 2008	02.7	DC & Switching Characteristics	Read/Write Mode (Normal) and Read/Write Mode with Input and Output Registers waveforms in the EBR Memory Timing Diagrams section have been updated.
September 2012	02.8	All	Updated document with new corporate logo.