




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 15400                                                                                                                                                               |
| Total RAM Bits                 | 358400                                                                                                                                                              |
| Number of I/O                  | 195                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                     |
| Package / Case                 | 256-BGA                                                                                                                                                             |
| Supplier Device Package        | 256-FPBGA (17x17)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec15e-4fn256c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec15e-4fn256c</a> |

## Architecture Overview

The LatticeECP-DSP and LatticeEC architectures contain an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR), as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks, as shown in Figure 2-2.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.


Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeECP/EC architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™ port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core voltage.

**Figure 2-14. DCS Waveforms**



## sysMEM Memory

The LatticeECP/EC devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

**Table 2-6. sysMEM Block Configurations**

| Memory Mode      | Configurations |
|------------------|----------------|
| Single Port      | 8,192 x 1      |
|                  | 4,096 x 2      |
|                  | 2,048 x 4      |
|                  | 1,024 x 9      |
|                  | 512 x 18       |
|                  | 256 x 36       |
| True Dual Port   | 8,192 x 1      |
|                  | 4,096 x 2      |
|                  | 2,048 x 4      |
|                  | 1,024 x 9      |
|                  | 512 x 18       |
| Pseudo Dual Port | 8,192 x 1      |
|                  | 4,096 x 2      |
|                  | 2,048 x 4      |
|                  | 1,024 x 9      |
|                  | 512 x 18       |
|                  | 256 x 36       |

## Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

## RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

**Table 2-14. Supported Output Standards**

| Output Standard                       | Drive                      | V <sub>CCIO</sub> (Nom.) |
|---------------------------------------|----------------------------|--------------------------|
| <b>Single-ended Interfaces</b>        |                            |                          |
| LVTTTL                                | 4mA, 8mA, 12mA, 16mA, 20mA | 3.3                      |
| LVC MOS33                             | 4mA, 8mA, 12mA 16mA, 20mA  | 3.3                      |
| LVC MOS25                             | 4mA, 8mA, 12mA, 16mA, 20mA | 2.5                      |
| LVC MOS18                             | 4mA, 8mA, 12mA, 16mA       | 1.8                      |
| LVC MOS15                             | 4mA, 8mA                   | 1.5                      |
| LVC MOS12                             | 2mA, 6mA                   | 1.2                      |
| LVC MOS33, Open Drain                 | 4mA, 8mA, 12mA 16mA, 20mA  | —                        |
| LVC MOS25, Open Drain                 | 4mA, 8mA, 12mA 16mA, 20mA  | —                        |
| LVC MOS18, Open Drain                 | 4mA, 8mA, 12mA 16mA        | —                        |
| LVC MOS15, Open Drain                 | 4mA, 8mA                   | —                        |
| LVC MOS12, Open Drain                 | 2mA, 6mA                   | —                        |
| PCI33                                 | N/A                        | 3.3                      |
| HSTL18 Class I, II, III               | N/A                        | 1.8                      |
| HSTL15 Class I, III                   | N/A                        | 1.5                      |
| SSTL3 Class I, II                     | N/A                        | 3.3                      |
| SSTL2 Class I, II                     | N/A                        | 2.5                      |
| SSTL18 Class I                        | N/A                        | 1.8                      |
| <b>Differential Interfaces</b>        |                            |                          |
| Differential SSTL3, Class I, II       | N/A                        | 3.3                      |
| Differential SSTL2, Class I, II       | N/A                        | 2.5                      |
| Differential SSTL18, Class I          | N/A                        | 1.8                      |
| Differential HSTL18, Class I, II, III | N/A                        | 1.8                      |
| Differential HSTL15, Class I, III     | N/A                        | 1.5                      |
| LVDS                                  | N/A                        | 2.5                      |
| BLVDS <sup>1</sup>                    | N/A                        | 2.5                      |
| LVPECL <sup>1</sup>                   | N/A                        | 3.3                      |
| RSDS <sup>1</sup>                     | N/A                        | 2.5                      |

1. Emulated with external resistors.

## Hot Socketing

The LatticeECP/EC devices have been carefully designed to ensure predictable behavior during power-up and power-down. Power supplies can be sequenced in any order. During power up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits, this allows for easy integration with the rest of the system. These capabilities make the LatticeECP/EC ideal for many multiple power supply and hot-swap applications.

## Configuration and Testing

The following section describes the configuration and testing features of the LatticeECP/EC devices.

### IEEE 1149.1-Compliant Boundary Scan Testability

All LatticeECP/EC devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

|                                              |               |
|----------------------------------------------|---------------|
| Supply Voltage $V_{CC}$                      | -0.5 to 1.32V |
| Supply Voltage $V_{CCAUX}$                   | -0.5 to 3.75V |
| Supply Voltage $V_{CCJ}$                     | -0.5 to 3.75V |
| Output Supply Voltage $V_{CCIO}$             | -0.5 to 3.75V |
| Dedicated Input Voltage Applied <sup>4</sup> | -0.5 to 4.25V |
| I/O Tristate Voltage Applied <sup>4</sup>    | -0.5 to 3.75V |
| Storage Temperature (Ambient)                | -65 to 150°C  |
| Junction Temp. (Tj)                          | +125°C        |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of -2V to ( $V_{IHMAX} + 2$ ) volts is permitted for a duration of <20ns.

### Recommended Operating Conditions

| Symbol            | Parameter                                       | Min.  | Max.  | Units |
|-------------------|-------------------------------------------------|-------|-------|-------|
| $V_{CC}$          | Core Supply Voltage                             | 1.14  | 1.26  | V     |
| $V_{CCAUX}^3$     | Auxiliary Supply Voltage                        | 3.135 | 3.465 | V     |
| $V_{CCPLL}$       | PLL Supply Voltage for ECP/EC33                 | 1.14  | 1.26  | V     |
| $V_{CCIO}^{1, 2}$ | I/O Driver Supply Voltage                       | 1.140 | 3.465 | V     |
| $V_{CCJ}^1$       | Supply Voltage for IEEE 1149.1 Test Access Port | 1.140 | 3.465 | V     |
| $t_{JCOM}$        | Junction Commercial Operation                   | 0     | 85    | °C    |
| $t_{JIND}$        | Junction Industrial Operation                   | -40   | 100   | °C    |

1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 1.2V, they must be connected to the same power supply as  $V_{CC}$ . If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 3.3V, they must be connected to the same power supply as  $V_{CCAUX}$ .
2. See recommended voltages by I/O standard in subsequent table.
3.  $V_{CCAUX}$  ramp rate must not exceed 3mV/ $\mu$ s for commercial and 0.6 mV/ $\mu$ s for industrial device operations during power up when transitioning between 0.8V and 1.8V.

### Hot Socketing Specifications<sup>1, 2, 3, 4</sup>

| Symbol                                                                                                 | Parameter                    | Condition                                    | Min. | Typ. | Max.    | Units   |
|--------------------------------------------------------------------------------------------------------|------------------------------|----------------------------------------------|------|------|---------|---------|
| <b>Top and Bottom General Purpose sysI/Os (Banks 0, 1, 4 and 5), JTAG and Dedicated sysCONFIG Pins</b> |                              |                                              |      |      |         |         |
| $I_{DK\_TB}$                                                                                           | Input or I/O Leakage Current | 0 $\delta$ $V_{IN}$ $\delta$ $V_{IH}$ (MAX.) | —    | —    | +/-1000 | $\mu$ A |
| <b>Left and Right General Purpose sysI/Os (Banks 2, 3, 6 and 7)</b>                                    |                              |                                              |      |      |         |         |
| $I_{DK\_LR}$                                                                                           | Input or I/O Leakage Current | $V_{IN} \delta V_{CCIO}$                     | —    | —    | +/-1000 | $\mu$ A |
|                                                                                                        |                              | $V_{IN} > V_{CCIO}$                          | —    | 35   | —       | mA      |

1. Insensitive to sequence of  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$ .
2. 0  $\delta$   $V_{CC} \delta V_{CC}$  (MAX), 0  $\delta$   $V_{CCIO} \delta V_{CCIO}$  (MAX) or 0  $\delta$   $V_{CCAUX} \delta V_{CCAUX}$  (MAX).
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PW}$  or  $I_{BH}$ .
4. LVCMOS and LVTTL only.

### Differential HSTL and SSTL


Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

### LVDS25E

The top and bottom side of LatticeECP/EC devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in

Figure 3-1 is one possible solution for point-to-point signals.

**Figure 3-1. LVDS25E Output Termination Example**



**Table 3-1. LVDS25E DC Conditions**

| Parameter         | Description                 | Typical | Units |
|-------------------|-----------------------------|---------|-------|
| V <sub>OH</sub>   | Output high voltage         | 1.42    | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.08    | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.35    | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.25    | V     |
| Z <sub>BACK</sub> | Back impedance              | 100     | Ω     |

## LatticeECP/EC Internal Switching Characteristics (Continued)

### Over Recommended Operating Conditions

| Parameter                             | Description                                         | -5    |      | -4    |      | -3    |       | Units |
|---------------------------------------|-----------------------------------------------------|-------|------|-------|------|-------|-------|-------|
|                                       |                                                     | Min.  | Max. | Min.  | Max. | Min.  | Max.  |       |
| $t_{SUC\_EBR}$                        | Clock Enable Setup Time to EBR Output Register      | 0.18  | —    | 0.21  | —    | 0.25  | —     | ns    |
| $t_{HCE\_EBR}$                        | Clock Enable Hold Time to EBR Output Register       | -0.14 | —    | -0.17 | —    | -0.20 | —     | ns    |
| $t_{RSTO\_EBR}$                       | Reset To Output Delay Time from EBR Output Register | —     | 1.47 | —     | 1.76 | —     | 2.05  | ns    |
| <b>PLL Parameters</b>                 |                                                     |       |      |       |      |       |       |       |
| $t_{RSTREC}$                          | Reset Recovery to Rising Clock                      | 1.00  | —    | 1.00  | —    | 1.00  | —     | ns    |
| $t_{RSTSU}$                           | Reset Signal Setup Time                             | 1.00  | —    | 1.00  | —    | 1.00  | —     | ns    |
| <b>DSP Block Timing<sup>2,3</sup></b> |                                                     |       |      |       |      |       |       |       |
| $t_{SUI\_DSP}$                        | Input Register Setup Time                           | -0.38 | —    | -0.30 | —    | -0.23 | —     | ns    |
| $t_{HI\_DSP}$                         | Input Register Hold Time                            | 0.71  | —    | 0.86  | —    | 1.00  | —     | ns    |
| $t_{SUP\_DSP}$                        | Pipeline Register Setup Time                        | 3.31  | —    | 3.98  | —    | 4.64  | —     | ns    |
| $t_{HP\_DSP}$                         | Pipeline Register Hold Time                         | 0.71  | —    | 0.86  | —    | 1.00  | —     | ns    |
| $t_{SUO\_DSP}^4$                      | Output Register Setup Time                          | 5.54  | —    | 6.64  | —    | 7.75  | —     | ns    |
| $t_{HO\_DSP}^4$                       | Output Register Hold Time                           | 0.71  | —    | 0.86  | —    | 1.00  | —     | ns    |
| $t_{COI\_DSP}^4$                      | Input Register Clock to Output Time                 | —     | 7.50 | —     | 9.00 | —     | 10.50 | ns    |
| $t_{COP\_DSP}^4$                      | Pipeline Register Clock to Output Time              | —     | 4.66 | —     | 5.60 | —     | 6.53  | ns    |
| $t_{COO\_DSP}$                        | Output Register Clock to Output Time                | —     | 1.47 | —     | 1.77 | —     | 2.06  | ns    |
| $t_{SUADSUB}$                         | AdSub Input Register Setup Time                     | -0.38 | —    | -0.30 | —    | -0.23 | —     | ns    |
| $t_{HADSUB}$                          | AdSub Input Register Hold Time                      | 0.71  | —    | 0.86  | —    | 1.00  | —     | ns    |

1. Internal parameters are characterized but not tested on every device.

2. These parameters apply to LatticeECP devices only.

3. DSP Block is configured in Multiply Add/Sub 18 x 18 Mode.


4. These parameters include the Adder Subtractor block in the path.

Timing v.G 0.30

## Timing Diagrams

### PFU Timing Diagrams

**Figure 3-6. Slice Single/Dual Port Write Cycle Timing**



**Figure 3-7. Slice Single /Dual Port Read Cycle Timing**



## LatticeECP/EC sysCONFIG Port Timing Specifications

Over Recommended Operating Conditions

| Parameter                                        | Description                                                  | Min. | Typ. | Max. | Units  |
|--------------------------------------------------|--------------------------------------------------------------|------|------|------|--------|
| <b>sysCONFIG Byte Data Flow</b>                  |                                                              |      |      |      |        |
| $t_{SUCBDI}$                                     | Byte D[0:7] Setup Time to CCLK                               | 7    |      | —    | ns     |
| $t_{HCB DI}$                                     | Byte D[0:7] Hold Time to CCLK                                | 1    |      | —    | ns     |
| $t_{CODO}$                                       | Clock to Dout in Flowthrough Mode                            | —    |      | 12   | ns     |
| $t_{SUCS}$                                       | CS[0:1] Setup Time to CCLK                                   | 7    |      | —    | ns     |
| $t_{HCS}$                                        | CS[0:1] Hold Time to CCLK                                    | 1    |      | —    | ns     |
| $t_{SUWD}$                                       | Write Signal Setup Time to CCLK                              | 7    |      | —    | ns     |
| $t_{HWD}$                                        | Write Signal Hold Time to CCLK                               | 1    |      | —    | ns     |
| $t_{DCB}$                                        | CCLK to BUSY Delay Time                                      | —    |      | 12   | ns     |
| $t_{CORD}$                                       | Clock to Out for Read Data                                   | —    |      | 12   | ns     |
| <b>sysCONFIG Byte Slave Clocking</b>             |                                                              |      |      |      |        |
| $t_{BSCH}$                                       | Byte Slave Clock Minimum High Pulse                          | 6    |      | —    | ns     |
| $t_{BSCL}$                                       | Byte Slave Clock Minimum Low Pulse                           | 9    |      | —    | ns     |
| $t_{BSCYC}$                                      | Byte Slave Clock Cycle Time                                  | 15   |      | —    | ns     |
| $t_{SUSCDI}$                                     | Din Setup time to CCLK Slave Mode                            | 7    |      | —    | ns     |
| $t_{HSCDI}$                                      | Din Hold Time to CCLK Slave Mode                             | 1    |      | —    | ns     |
| $t_{CODO}$                                       | Clock to Dout in Flowthrough Mode                            | —    |      | 12   | ns     |
| <b>sysCONFIG Serial (Bit) Data Flow</b>          |                                                              |      |      |      |        |
| $t_{SUMCDI}$                                     | Din Setup time to CCLK Master Mode                           | 7    |      | —    | ns     |
| $t_{HMC DI}$                                     | Din Hold Time to CCLK Master Mode                            | 1    |      | —    | ns     |
| <b>sysCONFIG Serial Slave Clocking</b>           |                                                              |      |      |      |        |
| $t_{SSCH}$                                       | Serial Slave Clock Minimum High Pulse                        | 6    |      | —    | ns     |
| $t_{SSCL}$                                       | Serial Slave Clock Minimum Low Pulse                         | 6    |      | —    | ns     |
| <b>sysCONFIG POR, Initialization and Wake Up</b> |                                                              |      |      |      |        |
| $t_{ICFG}$                                       | Minimum Vcc to INIT High                                     | —    |      | 50   | ms     |
| $t_{VMC}$                                        | Time from $t_{ICFG}$ to Valid Master Clock                   | —    |      | 2    | us     |
| $t_{PRGMRJ}$                                     | Program Pin Pulse Rejection                                  | —    |      | 8    | ns     |
| $t_{PRGM}$                                       | PROGRAMN Low Time to Start Configuration                     | 25   |      | —    | ns     |
| $t_{DINIT}$                                      | INIT Low Time                                                | —    |      | 1    | ms     |
| $t_{DPPINIT}$                                    | Delay Time from PROGRAMN Low to INIT Low                     | —    |      | 37   | ns     |
| $t_{DINITD}$                                     | Delay Time from PROGRAMN Low to DONE Low                     | —    |      | 37   | ns     |
| $t_{IODISS}$                                     | User I/O Disable from PROGRAMN Low                           | —    |      | 35   | ns     |
| $t_{IOENSS}$                                     | User I/O Enabled Time from CCLK Edge During Wake Up Sequence | —    |      | 25   | ns     |
| $t_{MWC}$                                        | Additional Wake Master Clock Signals after Done Pin High     | 120  |      | —    | cycles |
| $t_{SUCFG}$                                      | CFG to INITN Setup Time                                      | 100  |      | —    | ns     |
| $t_{HCFG}$                                       | CFG to INITN Hold Time                                       | 100  |      | —    | ns     |
| <b>sysCONFIG SPI Port</b>                        |                                                              |      |      |      |        |
| $t_{CFGX}$                                       | Init High to CCLK Low                                        | —    |      | 80   | ns     |
| $t_{CSSPI}$                                      | Init High to CSSPIN Low                                      | —    |      | 2    | us     |
| $t_{CSCCLK}$                                     | CCLK Low Before CSSPIN Low                                   | 0    |      | -    | ns     |
| $t_{SOCDO}$                                      | CCLK Low to Output Valid                                     | —    |      | 15   | ns     |


## JTAG Port Timing Specifications

Over Recommended Operating Conditions

| Symbol        | Parameter                                                          | Min | Max | Units |
|---------------|--------------------------------------------------------------------|-----|-----|-------|
| $f_{MAX}$     | TCK clock frequency                                                | —   | 25  | MHz   |
| $t_{BTCP}$    | TCK [BSCAN] clock pulse width                                      | 40  | —   | ns    |
| $t_{BTCPH}$   | TCK [BSCAN] clock pulse width high                                 | 20  | —   | ns    |
| $t_{BTCPL}$   | TCK [BSCAN] clock pulse width low                                  | 20  | —   | ns    |
| $t_{BTS}$     | TCK [BSCAN] setup time                                             | 8   | —   | ns    |
| $t_{BTH}$     | TCK [BSCAN] hold time                                              | 10  | —   | ns    |
| $t_{BTRF}$    | TCK [BSCAN] rise/fall time                                         | 50  | —   | mV/ns |
| $t_{BTCO}$    | TAP controller falling edge of clock to valid output               | —   | 10  | ns    |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to valid disable              | —   | 10  | ns    |
| $t_{BTCOEN}$  | TAP controller falling edge of clock to valid enable               | —   | 10  | ns    |
| $t_{BTCRS}$   | BSCAN test capture register setup time                             | 8   | —   | ns    |
| $t_{BTCRH}$   | BSCAN test capture register hold time                              | 25  | —   | ns    |
| $t_{BUTCO}$   | BSCAN test update register, falling edge of clock to valid output  | —   | 25  | ns    |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to valid disable | —   | 25  | ns    |
| $t_{BTUPOEN}$ | BSCAN test update register, falling edge of clock to valid enable  | —   | 25  | ns    |

Timing v.G 0.30

**Figure 3-20. JTAG Port Timing Waveforms**



**LFEC1, LFEC3 Logic Signal Connections: 100 TQFP (Cont.)**

| Pin Number | LFEC1        |      |      |               | LFEC3        |      |      |               |
|------------|--------------|------|------|---------------|--------------|------|------|---------------|
|            | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 82         | PT11B        | 1    | C    | VREF2_1       | PT19B        | 1    | C    | VREF2_1       |
| 83         | PT11A        | 1    | T    | VREF1_1       | PT19A        | 1    | T    | VREF1_1       |
| 84         | PT10B        | 1    | C    |               | PT18B        | 1    | C    |               |
| 85         | PT10A        | 1    | T    |               | PT18A        | 1    | T    |               |
| 86         | VCCIO1       | 1    |      |               | VCCIO1       | 1    |      |               |
| 87         | VCCAUX       | -    |      |               | VCCAUX       | -    |      |               |
| 88         | PT9B         | 0    | C    | PCLKC0_0      | PT17B        | 0    | C    | PCLKC0_0      |
| 89         | GND0         | 0    |      |               | GND0         | 0    |      |               |
| 90         | PT9A         | 0    | T    | PCLKT0_0      | PT17A        | 0    | T    | PCLKT0_0      |
| 91         | PT8B         | 0    | C    | VREF1_0       | PT16B        | 0    | C    | VREF1_0       |
| 92         | PT8A         | 0    | T    | VREF2_0       | PT16A        | 0    | T    | VREF2_0       |
| 93         | PT7B         | 0    |      |               | PT15B        | 0    |      |               |
| 94         | PT6B         | 0    | C    |               | PT14B        | 0    | C    |               |
| 95         | PT6A         | 0    | T    | TDQS6         | PT14A        | 0    | T    | TDQS14        |
| 96         | PT4B         | 0    | C    |               | PT12B        | 0    | C    |               |
| 97         | PT4A         | 0    | T    |               | PT12A        | 0    | T    |               |
| 98         | PT2B         | 0    | C    |               | PT10B        | 0    | C    |               |
| 99         | PT2A         | 0    | T    |               | PT10A        | 0    | T    |               |
| 100        | VCCIO0       | 0    |      |               | VCCIO0       | 0    |      |               |

\*Double bonded to the pin.

**LFEC6P/EC6, LFEC6P/EC10 Logic Signal Connections: 208 PQFP (Cont.)**

| Pin Number | LFEC6P/EC6   |      |      |               | LFEC6P/EC10  |      |      |               |
|------------|--------------|------|------|---------------|--------------|------|------|---------------|
|            | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 127        | CFG0         | 3    |      |               | CFG0         | 3    |      |               |
| 128        | VCC          | -    |      |               | VCC          | -    |      |               |
| 129        | PROGRAMN     | 3    |      |               | PROGRAMN     | 3    |      |               |
| 130        | CCLK         | 3    |      |               | CCLK         | 3    |      |               |
| 131        | INITN        | 3    |      |               | INITN        | 3    |      |               |
| 132        | GND          | -    |      |               | GND          | -    |      |               |
| 133        | DONE         | 3    |      |               | DONE         | 3    |      |               |
| 134        | GND          | -    |      |               | GND          | -    |      |               |
| 135        | VCC          | -    |      |               | VCC          | -    |      |               |
| 136        | VCCAUX       | -    |      |               | VCCAUX       | -    |      |               |
| 137        | PR9B         | 2    | C    | PCLKC2_0      | PR18B        | 2    | C    | PCLKC2_0      |
| 138        | GND2         | 2    |      |               | GND2         | 2    |      |               |
| 139        | PR9A         | 2    | T    | PCLKT2_0      | PR18A        | 2    | T    | PCLKT2_0      |
| 140        | PR8B         | 2    | C    |               | PR17B        | 2    | C    |               |
| 141        | PR8A         | 2    | T    |               | PR17A        | 2    | T    |               |
| 142        | PR7B         | 2    | C    |               | PR16B        | 2    | C    |               |
| 143        | PR7A         | 2    | T    |               | PR16A        | 2    | T    |               |
| 144        | PR6B         | 2    | C    |               | PR15B        | 2    | C    |               |
| 145        | VCCIO2       | 2    |      |               | VCCIO2       | 2    |      |               |
| 146        | PR6A         | 2    | T    | RDQS6         | PR15A        | 2    | T    | RDQS15        |
| 147        | PR5B         | 2    | C    |               | PR14B        | 2    | C    |               |
| 148        | PR5A         | 2    | T    |               | PR14A        | 2    | T    |               |
| 149        | PR4B         | 2    | C    |               | PR13B        | 2    | C    |               |
| 150        | PR4A         | 2    | T    |               | PR13A        | 2    | T    |               |
| 151        | NC           | -    |      |               | GND          | -    |      |               |
| 152        | NC           | -    |      |               | VCC          | -    |      |               |
| 153        | PR2B         | 2    | C    | VREF1_2       | PR2B         | 2    | C    | VREF1_2       |
| 154        | PR2A         | 2    | T    | VREF2_2       | PR2A         | 2    | T    | VREF2_2       |
| 155        | VCCIO2       | 2    |      |               | VCCIO2       | 2    |      |               |
| 156*       | GND1<br>GND2 | -    |      |               | GND1<br>GND2 | -    |      |               |
| 157        | VCCIO1       | 1    |      |               | VCCIO1       | 1    |      |               |
| 158        | PT33A        | 1    |      |               | PT41A        | 1    |      |               |
| 159        | PT25B        | 1    | C    |               | PT33B        | 1    | C    |               |
| 160        | PT25A        | 1    | T    |               | PT33A        | 1    | T    |               |
| 161        | PT24B        | 1    | C    |               | PT32B        | 1    | C    |               |
| 162        | PT24A        | 1    | T    |               | PT32A        | 1    | T    |               |
| 163        | PT23B        | 1    | C    |               | PT31B        | 1    | C    |               |
| 164        | PT23A        | 1    | T    |               | PT31A        | 1    | T    |               |
| 165        | PT22B        | 1    | C    |               | PT30B        | 1    | C    |               |
| 166        | PT22A        | 1    | T    | TDQS22        | PT30A        | 1    | T    | TDQS30        |
| 167        | PT21B        | 1    | C    |               | PT29B        | 1    | C    |               |
| 168        | GND1         | 1    |      |               | GND1         | 1    |      |               |

**LFEC3 and LFECP/EC6 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFEC3         |      |      |                | LFECP6/LFEC6  |      |      |                |
|-------------|---------------|------|------|----------------|---------------|------|------|----------------|
|             | Ball Function | Bank | LVDS | Dual Function  | Ball Function | Bank | LVDS | Dual Function  |
| K2          | PL11A         | 6    | T    | LLM0_PLLT_IN_A | PL20A         | 6    | T    | LLM0_PLLT_IN_A |
| K1          | PL11B         | 6    | C    | LLM0_PLLC_IN_A | PL20B         | 6    | C    | LLM0_PLLC_IN_A |
| L2          | PL12A         | 6    | T    | LLM0_PLLT_FB_A | PL21A         | 6    | T    | LLM0_PLLT_FB_A |
| L1          | PL12B         | 6    | C    | LLM0_PLLC_FB_A | PL21B         | 6    | C    | LLM0_PLLC_FB_A |
| M2          | PL13A         | 6    | T    |                | PL22A         | 6    | T    |                |
| M1          | PL13B         | 6    | C    |                | PL22B         | 6    | C    |                |
| N1          | PL14A         | 6    | T    |                | PL23A         | 6    | T    |                |
| GND         | GND6          | 6    |      |                | GND6          | 6    |      |                |
| N2          | PL14B         | 6    | C    |                | PL23B         | 6    | C    |                |
| M4          | PL15A         | 6    | T    | LDQS15         | PL24A         | 6    | T    | LDQS24         |
| M3          | PL15B         | 6    | C    |                | PL24B         | 6    | C    |                |
| P1          | PL16A         | 6    | T    |                | PL25A         | 6    | T    |                |
| R1          | PL16B         | 6    | C    |                | PL25B         | 6    | C    |                |
| P2          | PL17A         | 6    | T    |                | PL26A         | 6    | T    |                |
| P3          | PL17B         | 6    | C    |                | PL26B         | 6    | C    |                |
| N3          | PL18A         | 6    | T    | VREF1_6        | PL27A         | 6    | T    | VREF1_6        |
| N4          | PL18B         | 6    | C    | VREF2_6        | PL27B         | 6    | C    | VREF2_6        |
| GND         | GND6          | 6    |      |                | GND6          | 6    |      |                |
| GND         | GND5          | 5    |      |                | GND5          | 5    |      |                |
| P4          | PB2A          | 5    | T    |                | PB2A          | 5    | T    |                |
| N5          | PB2B          | 5    | C    |                | PB2B          | 5    | C    |                |
| P5          | PB3A          | 5    | T    |                | PB3A          | 5    | T    |                |
| P6          | PB3B          | 5    | C    |                | PB3B          | 5    | C    |                |
| R4          | PB4A          | 5    | T    |                | PB4A          | 5    | T    |                |
| R3          | PB4B          | 5    | C    |                | PB4B          | 5    | C    |                |
| T2          | PB5A          | 5    | T    |                | PB5A          | 5    | T    |                |
| T3          | PB5B          | 5    | C    |                | PB5B          | 5    | C    |                |
| R5          | PB6A          | 5    | T    | BDQS6          | PB6A          | 5    | T    | BDQS6          |
| R6          | PB6B          | 5    | C    |                | PB6B          | 5    | C    |                |
| T4          | PB7A          | 5    | T    |                | PB7A          | 5    | T    |                |
| T5          | PB7B          | 5    | C    |                | PB7B          | 5    | C    |                |
| N6          | PB8A          | 5    | T    |                | PB8A          | 5    | T    |                |
| M6          | PB8B          | 5    | C    |                | PB8B          | 5    | C    |                |
| T6          | PB9A          | 5    | T    |                | PB9A          | 5    | T    |                |
| GND         | GND5          | 5    |      |                | GND5          | 5    |      |                |
| T7          | PB9B          | 5    | C    |                | PB9B          | 5    | C    |                |
| P7          | PB10A         | 5    | T    |                | PB10A         | 5    | T    |                |
| N7          | PB10B         | 5    | C    |                | PB10B         | 5    | C    |                |
| R7          | PB11A         | 5    | T    |                | PB11A         | 5    | T    |                |
| R8          | PB11B         | 5    | C    |                | PB11B         | 5    | C    |                |
| M7          | PB12A         | 5    | T    |                | PB12A         | 5    | T    |                |
| M8          | PB12B         | 5    | C    |                | PB12B         | 5    | C    |                |
| T8          | PB13A         | 5    | T    |                | PB13A         | 5    | T    |                |

**LFEC/EC10 and LFEC/EC15 Logic Signal Connections: 256 fpBGA**

| Ball Number | LFEC/EC10     |      |      |               | LFEC/EC15     |      |      |               |
|-------------|---------------|------|------|---------------|---------------|------|------|---------------|
|             | Ball Function | Bank | LVDS | Dual Function | Ball Function | Bank | LVDS | Dual Function |
| GND         | GND7          | 7    |      |               | GND7          | 7    |      |               |
| D4          | PL2A          | 7    | T    | VREF2_7       | PL2A          | 7    | T    | VREF2_7       |
| D3          | PL2B          | 7    | C    | VREF1_7       | PL2B          | 7    | C    | VREF1_7       |
| GND         | GND7          | 7    |      |               | GND7          | 7    |      |               |
| C3          | PL12A         | 7    | T    |               | PL16A         | 7    | T    |               |
| C2          | PL12B         | 7    | C    |               | PL16B         | 7    | C    |               |
| B1          | PL13A         | 7    | T    |               | PL17A         | 7    | T    |               |
| C1          | PL13B         | 7    | C    |               | PL17B         | 7    | C    |               |
| E3          | PL14A         | 7    | T    |               | PL18A         | 7    | T    |               |
| GND         | GND7          | 7    |      |               | GND7          | 7    |      |               |
| -           | -             | -    |      |               | GND7          | 7    |      |               |
| E4          | PL14B         | 7    | C    |               | PL18B         | 7    | C    |               |
| F4          | PL15A         | 7    | T    | LDQS15        | PL19A         | 7    | T    | LDQS19        |
| F5          | PL15B         | 7    | C    |               | PL19B         | 7    | C    |               |
| G4          | PL16A         | 7    | T    |               | PL20A         | 7    | T    |               |
| G3          | PL16B         | 7    | C    |               | PL20B         | 7    | C    |               |
| D2          | PL17A         | 7    | T    |               | PL21A         | 7    | T    |               |
| D1          | PL17B         | 7    | C    |               | PL21B         | 7    | C    |               |
| E1          | PL18A         | 7    | T    | PCLKT7_0      | PL22A         | 7    | T    | PCLKT7_0      |
| GND         | GND7          | 7    |      |               | GND7          | 7    |      |               |
| E2          | PL18B         | 7    | C    | PCLKC7_0      | PL22B         | 7    | C    | PCLKC7_0      |
| F3          | XRES          | 6    |      |               | XRES          | 6    |      |               |
| G5          | PL20A         | 6    | T    |               | PL24A         | 6    | T    |               |
| H5          | PL20B         | 6    | C    |               | PL24B         | 6    | C    |               |
| F2          | PL21A         | 6    | T    |               | PL25A         | 6    | T    |               |
| F1          | PL21B         | 6    | C    |               | PL25B         | 6    | C    |               |
| H4          | PL22A         | 6    | T    |               | PL26A         | 6    | T    |               |
| H3          | PL22B         | 6    | C    |               | PL26B         | 6    | C    |               |
| G2          | PL23A         | 6    | T    |               | PL27A         | 6    | T    |               |
| GND         | GND6          | 6    |      |               | GND6          | 6    |      |               |
| G1          | PL23B         | 6    | C    |               | PL27B         | 6    | C    |               |
| J4          | PL24A         | 6    | T    | LDQS24        | PL28A         | 6    | T    | LDQS28        |
| J3          | PL24B         | 6    | C    |               | PL28B         | 6    | C    |               |
| J5          | PL25A         | 6    | T    |               | PL29A         | 6    | T    |               |
| K5          | PL25B         | 6    | C    |               | PL29B         | 6    | C    |               |
| H2          | PL26A         | 6    | T    |               | PL30A         | 6    | T    |               |
| H1          | PL26B         | 6    | C    |               | PL30B         | 6    | C    |               |
| J2          | PL27A         | 6    | T    |               | PL31A         | 6    | T    |               |
| GND         | GND6          | 6    |      |               | GND6          | 6    |      |               |
| J1          | PL27B         | 6    | C    |               | PL31B         | 6    | C    |               |
| K4          | TCK           | 6    |      |               | TCK           | 6    |      |               |
| K3          | TDI           | 6    |      |               | TDI           | 6    |      |               |

**LFEC10/EC10 and LFEC15/EC15 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFEC10/LFEC10 |      |      |                | LFEC15/LFEC15 |      |      |                |
|-------------|---------------|------|------|----------------|---------------|------|------|----------------|
|             | Ball Function | Bank | LVDS | Dual Function  | Ball Function | Bank | LVDS | Dual Function  |
| P14         | PR35B         | 3    | C    |                | PR43B         | 3    | C    |                |
| P15         | PR35A         | 3    | T    |                | PR43A         | 3    | T    |                |
| R15         | PR34B         | 3    | C    |                | PR42B         | 3    | C    |                |
| R16         | PR34A         | 3    | T    |                | PR42A         | 3    | T    |                |
| M13         | PR33B         | 3    | C    |                | PR41B         | 3    | C    |                |
| M14         | PR33A         | 3    | T    | RDQS33         | PR41A         | 3    | T    | RDQS41         |
| P16         | PR32B         | 3    | C    | RLM0_PLLC_FB_A | PR40B         | 3    | C    | RLM0_PLLC_FB_A |
| GND         | GND3          | 3    |      |                | GND3          | 3    |      |                |
| N16         | PR32A         | 3    | T    | RLM0_PLLT_FB_A | PR40A         | 3    | T    | RLM0_PLLT_FB_A |
| N15         | PR31B         | 3    | C    | RLM0_PLLC_IN_A | PR39B         | 3    | C    | RLM0_PLLC_IN_A |
| M15         | PR31A         | 3    | T    | RLM0_PLLT_IN_A | PR39A         | 3    | T    | RLM0_PLLT_IN_A |
| M16         | PR30B         | 3    | C    | DI/CSSPIN      | PR38B         | 3    | C    | DI/CSSPIN      |
| L16         | PR30A         | 3    | T    | DOUT/CSON      | PR38A         | 3    | T    | DOUT/CSON      |
| K16         | PR29B         | 3    | C    | BUSY/SISPI     | PR37B         | 3    | C    | BUSY/SISPI     |
| J16         | PR29A         | 3    | T    | D7/SPID0       | PR37A         | 3    | T    | D7/SPID0       |
| L12         | CFG2          | 3    |      |                | CFG2          | 3    |      |                |
| L14         | CFG1          | 3    |      |                | CFG1          | 3    |      |                |
| L13         | CFG0          | 3    |      |                | CFG0          | 3    |      |                |
| K13         | PROGRAMN      | 3    |      |                | PROGRAMN      | 3    |      |                |
| L15         | CCLK          | 3    |      |                | CCLK          | 3    |      |                |
| K15         | INITN         | 3    |      |                | INITN         | 3    |      |                |
| K14         | DONE          | 3    |      |                | DONE          | 3    |      |                |
| GND         | GND3          | 3    |      |                | GND3          | 3    |      |                |
| H16         | PR27B         | 3    | C    |                | PR31B         | 3    | C    |                |
| -           | -             | -    |      |                | GND3          | 3    |      |                |
| H15         | PR27A         | 3    | T    |                | PR31A         | 3    | T    |                |
| G16         | PR26B         | 3    | C    |                | PR30B         | 3    | C    |                |
| G15         | PR26A         | 3    | T    |                | PR30A         | 3    | T    |                |
| K12         | PR25B         | 3    | C    |                | PR29B         | 3    | C    |                |
| J12         | PR25A         | 3    | T    |                | PR29A         | 3    | T    |                |
| J14         | PR24B         | 3    | C    |                | PR28B         | 3    | C    |                |
| J15         | PR24A         | 3    | T    | RDQS24         | PR28A         | 3    | T    | RDQS28         |
| F16         | PR23B         | 3    | C    |                | PR27B         | 3    | C    |                |
| GND         | GND3          | 3    |      |                | GND3          | 3    |      |                |
| F15         | PR23A         | 3    | T    |                | PR27A         | 3    | T    |                |
| J13         | PR22B         | 3    | C    |                | PR26B         | 3    | C    |                |
| H13         | PR22A         | 3    | T    |                | PR26A         | 3    | T    |                |
| H14         | PR21B         | 3    | C    |                | PR25B         | 3    | C    |                |
| G14         | PR21A         | 3    | T    |                | PR25A         | 3    | T    |                |
| E16         | PR20B         | 3    | C    |                | PR24B         | 3    | C    |                |
| E15         | PR20A         | 3    | T    |                | PR24A         | 3    | T    |                |
| H12         | PR18B         | 2    | C    | PCLKC2_0       | PR22B         | 2    | C    | PCLKC2_0       |
| GND         | GND2          | 2    |      |                | GND2          | 2    |      |                |

**LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFECP10/LFEC10 |      |      |               | LFECP15/LFEC15 |      |      |               |
|-------------|----------------|------|------|---------------|----------------|------|------|---------------|
|             | Ball Function  | Bank | LVDS | Dual Function | Ball Function  | Bank | LVDS | Dual Function |
| A10         | PT25B          | 0    | C    | PCLKC0_0      | PT25B          | 0    | C    | PCLKC0_0      |
| GND         | GND0           | 0    |      |               | GND0           | 0    |      |               |
| B10         | PT25A          | 0    | T    | PCLKT0_0      | PT25A          | 0    | T    | PCLKT0_0      |
| C9          | PT24B          | 0    | C    | VREF1_0       | PT24B          | 0    | C    | VREF1_0       |
| B9          | PT24A          | 0    | T    | VREF2_0       | PT24A          | 0    | T    | VREF2_0       |
| E9          | PT23B          | 0    | C    |               | PT23B          | 0    | C    |               |
| D9          | PT23A          | 0    | T    |               | PT23A          | 0    | T    |               |
| D8          | PT22B          | 0    | C    |               | PT22B          | 0    | C    |               |
| C8          | PT22A          | 0    | T    | TDQS22        | PT22A          | 0    | T    | TDQS22        |
| A9          | PT21B          | 0    | C    |               | PT21B          | 0    | C    |               |
| GND         | GND0           | 0    |      |               | GND0           | 0    |      |               |
| A8          | PT21A          | 0    | T    |               | PT21A          | 0    | T    |               |
| B8          | PT20B          | 0    | C    |               | PT20B          | 0    | C    |               |
| B7          | PT20A          | 0    | T    |               | PT20A          | 0    | T    |               |
| D7          | PT19B          | 0    | C    |               | PT19B          | 0    | C    |               |
| C7          | PT19A          | 0    | T    |               | PT19A          | 0    | T    |               |
| A7          | PT18B          | 0    | C    |               | PT18B          | 0    | C    |               |
| A6          | PT18A          | 0    | T    |               | PT18A          | 0    | T    |               |
| E7          | PT17B          | 0    | C    |               | PT17B          | 0    | C    |               |
| GND         | GND0           | 0    |      |               | GND0           | 0    |      |               |
| E6          | PT17A          | 0    | T    |               | PT17A          | 0    | T    |               |
| D6          | PT16B          | 0    | C    |               | PT16B          | 0    | C    |               |
| C6          | PT16A          | 0    | T    |               | PT16A          | 0    | T    |               |
| B6          | PT15B          | 0    | C    |               | PT15B          | 0    | C    |               |
| B5          | PT15A          | 0    | T    |               | PT15A          | 0    | T    |               |
| A5          | PT14B          | 0    | C    |               | PT14B          | 0    | C    |               |
| A4          | PT14A          | 0    | T    | TDQS14        | PT14A          | 0    | T    | TDQS14        |
| A3          | PT13B          | 0    | C    |               | PT13B          | 0    | C    |               |
| -           | GND0           | 0    |      |               | GND0           | 0    |      |               |
| A2          | PT13A          | 0    | T    |               | PT13A          | 0    | T    |               |
| B2          | PT12B          | 0    | C    |               | PT12B          | 0    | C    |               |
| B3          | PT12A          | 0    | T    |               | PT12A          | 0    | T    |               |
| D5          | PT11B          | 0    | C    |               | PT11B          | 0    | C    |               |
| C5          | PT11A          | 0    | T    |               | PT11A          | 0    | T    |               |
| C4          | PT10B          | 0    | C    |               | PT10B          | 0    | C    |               |
| B4          | PT10A          | 0    | T    |               | PT10A          | 0    | T    |               |
| GND         | GND0           | 0    |      |               | GND0           | 0    |      |               |
| GND         | GND0           | 0    |      |               | GND0           | 0    |      |               |
| A1          | GND            | -    |      |               | GND            | -    |      |               |
| A16         | GND            | -    |      |               | GND            | -    |      |               |
| G10         | GND            | -    |      |               | GND            | -    |      |               |
| G7          | GND            | -    |      |               | GND            | -    |      |               |
| G8          | GND            | -    |      |               | GND            | -    |      |               |

**LFEC20/EC20 and LFEC20/EC33 Logic Signal Connections: 484 fpBGA**

| LFEC20/LFEC20 |               |      |       |                | LFEC20/LFEC33 |               |      |       |                |
|---------------|---------------|------|-------|----------------|---------------|---------------|------|-------|----------------|
| Ball Number   | Ball Function | Bank | LVD S | Dual Function  | Ball Number   | Ball Function | Bank | LVD S | Dual Function  |
| GND           | GND7          | 7    |       |                | GND           | GND7          | 7    |       |                |
| D4            | PL2A          | 7    | T     | VREF2_7        | D4            | PL2A          | 7    | T     | VREF2_7        |
| E4            | PL2B          | 7    | C     | VREF1_7        | E4            | PL2B          | 7    | C     | VREF1_7        |
| GND           | -             | -    |       |                | GND           | GND7          | 7    |       |                |
| C3            | PL3A          | 7    | T     |                | C3            | PL10A         | 7    | T     |                |
| B2            | PL3B          | 7    | C     |                | B2            | PL10B         | 7    | C     |                |
| E5            | PL4A          | 7    | T     |                | E5            | PL11A         | 7    | T     |                |
| F5            | PL4B          | 7    | C     |                | F5            | PL11B         | 7    | C     |                |
| D3            | PL5A          | 7    | T     |                | D3            | PL12A         | 7    | T     |                |
| C2            | PL5B          | 7    | C     |                | C2            | PL12B         | 7    | C     |                |
| GND           | -             | -    |       |                | GND           | GND7          | 7    |       |                |
| F4            | PL6A          | 7    | T     | LDQS6          | F4            | PL14A         | 7    | T     | LDQS14         |
| G4            | PL6B          | 7    | C     |                | G4            | PL14B         | 7    | C     |                |
| E3            | PL7A          | 7    | T     |                | E3            | PL15A         | 7    | T     |                |
| D2            | PL7B          | 7    | C     |                | D2            | PL15B         | 7    | C     |                |
| B1            | PL8A          | 7    | T     | LUM0_PLLT_IN_A | B1            | PL16A         | 7    | T     | LUM0_PLLT_IN_A |
| C1            | PL8B          | 7    | C     | LUM0_PLLC_IN_A | C1            | PL16B         | 7    | C     | LUM0_PLLC_IN_A |
| F3            | PL9A          | 7    | T     | LUM0_PLLT_FB_A | F3            | PL17A         | 7    | T     | LUM0_PLLT_FB_A |
| GND           | GND7          | 7    |       |                | GND           | GND7          | 7    |       |                |
| E2            | PL9B          | 7    | C     | LUM0_PLLC_FB_A | E2            | PL17B         | 7    | C     | LUM0_PLLC_FB_A |
| GND           | -             | -    |       |                | GND           | GND7          | 7    |       |                |
| G5            | PL11A         | 7    | T     |                | G5            | PL23A         | 7    | T     | LDQS23         |
| H6            | PL11B         | 7    | C     |                | H6            | PL23B         | 7    | C     |                |
| G3            | PL12A         | 7    | T     |                | G3            | PL24A         | 7    | T     |                |
| H4            | PL12B         | 7    | C     |                | H4            | PL24B         | 7    | C     |                |
| J5            | PL13A         | 7    | T     |                | J5            | PL25A         | 7    | T     |                |
| H5            | PL13B         | 7    | C     |                | H5            | PL25B         | 7    | C     |                |
| F2            | PL14A         | 7    | T     |                | F2            | PL26A         | 7    | T     |                |
| GND           | GND7          | 7    |       |                | GND           | GND7          | 7    |       |                |
| F1            | PL14B         | 7    | C     |                | F1            | PL26B         | 7    | C     |                |
| E1            | PL15A         | 7    | T     |                | E1            | PL27A         | 7    | T     |                |
| D1            | PL15B         | 7    | C     |                | D1            | PL27B         | 7    | C     |                |
| H3            | PL16A         | 7    | T     |                | H3            | PL28A         | 7    | T     |                |
| G2            | PL16B         | 7    | C     |                | G2            | PL28B         | 7    | C     |                |
| H2            | PL17A         | 7    | T     |                | H2            | PL29A         | 7    | T     |                |
| G1            | PL17B         | 7    | C     |                | G1            | PL29B         | 7    | C     |                |
| J4            | PL18A         | 7    | T     |                | J4            | PL30A         | 7    | T     |                |
| GND           | GND7          | 7    |       |                | GND           | GND7          | 7    |       |                |
| J3            | PL18B         | 7    | C     |                | J3            | PL30B         | 7    | C     |                |
| J2            | PL19A         | 7    | T     | LDQS19         | J2            | PL31A         | 7    | T     | LDQS31         |
| H1            | PL19B         | 7    | C     |                | H1            | PL31B         | 7    | C     |                |
| K4            | PL20A         | 7    | T     |                | K4            | PL32A         | 7    | T     |                |
| K5            | PL20B         | 7    | C     |                | K5            | PL32B         | 7    | C     |                |


**LFEC20/EC20 and LFEC20/EC33 Logic Signal Connections: 484 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |       |                | LFEC20/LFEC33 |               |      |       |                |
|---------------|---------------|------|-------|----------------|---------------|---------------|------|-------|----------------|
| Ball Number   | Ball Function | Bank | LVD S | Dual Function  | Ball Number   | Ball Function | Bank | LVD S | Dual Function  |
| W20           | PR48B         | 3    | C     | VREF2_3        | W20           | PR68B         | 3    | C     | VREF2_3        |
| Y20           | PR48A         | 3    | T     | VREF1_3        | Y20           | PR68A         | 3    | T     | VREF1_3        |
| GND           | -             | -    |       |                | GND           | GND3          | 3    |       |                |
| GND           | -             | -    |       |                | GND           | GND3          | 3    |       |                |
| AA21          | PR47B         | 3    | C     |                | AA21          | PR59B         | 3    | C     |                |
| AB21          | PR47A         | 3    | T     |                | AB21          | PR59A         | 3    | T     |                |
| W19           | PR46B         | 3    | C     |                | W19           | PR58B         | 3    | C     |                |
| V19           | PR46A         | 3    | T     |                | V19           | PR58A         | 3    | T     |                |
| Y21           | PR45B         | 3    | C     |                | Y21           | PR57B         | 3    | C     |                |
| AA22          | PR45A         | 3    | T     | RDQS45         | AA22          | PR57A         | 3    | T     | RDQS57         |
| V20           | PR44B         | 3    | C     | RLM0_PLLC_IN_A | V20           | PR56B         | 3    | C     | RLM0_PLLC_IN_A |
| GND           | GND3          | 3    |       |                | GND           | GND3          | 3    |       |                |
| U20           | PR44A         | 3    | T     | RLM0_PLLT_IN_A | U20           | PR56A         | 3    | T     | RLM0_PLLT_IN_A |
| W21           | PR43B         | 3    | C     | RLM0_PLLC_FB_A | W21           | PR55B         | 3    | C     | RLM0_PLLC_FB_A |
| Y22           | PR43A         | 3    | T     | RLM0_PLLT_FB_A | Y22           | PR55A         | 3    | T     | RLM0_PLLT_FB_A |
| V21           | PR42B         | 3    | C     | DI/CSSPIN      | V21           | PR54B         | 3    | C     | DI/CSSPIN      |
| W22           | PR42A         | 3    | T     | DOUT/CSON      | W22           | PR54A         | 3    | T     | DOUT/CSON      |
| U21           | PR41B         | 3    | C     | BUSY/SISPI     | U21           | PR53B         | 3    | C     | BUSY/SISPI     |
| V22           | PR41A         | 3    | T     | D7/SPID0       | V22           | PR53A         | 3    | T     | D7/SPID0       |
| T19           | CFG2          | 3    |       |                | T19           | CFG2          | 3    |       |                |
| U19           | CFG1          | 3    |       |                | U19           | CFG1          | 3    |       |                |
| U18           | CFG0          | 3    |       |                | U18           | CFG0          | 3    |       |                |
| V18           | PROGRAMN      | 3    |       |                | V18           | PROGRAMN      | 3    |       |                |
| T20           | CCLK          | 3    |       |                | T20           | CCLK          | 3    |       |                |
| T21           | INITN         | 3    |       |                | T21           | INITN         | 3    |       |                |
| R20           | DONE          | 3    |       |                | R20           | DONE          | 3    |       |                |
| GND           | GND3          | 3    |       |                | GND           | GND3          | 3    |       |                |
| T18           | PR37B         | 3    | C     |                | T18           | PR49B         | 3    | C     |                |
| R17           | PR37A         | 3    | T     |                | R17           | PR49A         | 3    | T     |                |
| R19           | PR36B         | 3    | C     |                | R19           | PR48B         | 3    | C     |                |
| R18           | PR36A         | 3    | T     | RDQS36         | R18           | PR48A         | 3    | T     | RDQS48         |
| U22           | PR35B         | 3    | C     |                | U22           | PR47B         | 3    | C     |                |
| GND           | GND3          | 3    |       |                | GND           | GND3          | 3    |       |                |
| T22           | PR35A         | 3    | T     |                | T22           | PR47A         | 3    | T     |                |
| R21           | PR34B         | 3    | C     |                | R21           | PR46B         | 3    | C     |                |
| R22           | PR34A         | 3    | T     |                | R22           | PR46A         | 3    | T     |                |
| P20           | PR33B         | 3    | C     |                | P20           | PR45B         | 3    | C     |                |
| N20           | PR33A         | 3    | T     |                | N20           | PR45A         | 3    | T     |                |
| P19           | PR32B         | 3    | C     |                | P19           | PR44B         | 3    | C     |                |
| P18           | PR32A         | 3    | T     |                | P18           | PR44A         | 3    | T     |                |
| P21           | PR31B         | 3    | C     |                | P21           | PR43B         | 3    | C     |                |
| GND           | GND3          | 3    |       |                | GND           | GND3          | 3    |       |                |
| P22           | PR31A         | 3    | T     |                | P22           | PR43A         | 3    | T     |                |
| N21           | PR30B         | 3    | C     |                | N21           | PR42B         | 3    | C     |                |

**LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)**


| LFEC20/LFECP20 |               |      |      |               | LFECP/EC33  |               |      |      |               |
|----------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number    | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| AC13           | PB32B         | 5    | C    | VREF1_5       | AC13        | PB32B         | 5    | C    | VREF1_5       |
| AF14           | PB33A         | 5    | T    | PCLKT5_0      | AF14        | PB33A         | 5    | T    | PCLKT5_0      |
| GND            | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AE14           | PB33B         | 5    | C    | PCLKC5_0      | AE14        | PB33B         | 5    | C    | PCLKC5_0      |
| AA13           | PB34A         | 4    | T    | WRITEN        | AA13        | PB34A         | 4    | T    | WRITEN        |
| AB13           | PB34B         | 4    | C    | CS1N          | AB13        | PB34B         | 4    | C    | CS1N          |
| AD14           | PB35A         | 4    | T    | VREF1_4       | AD14        | PB35A         | 4    | T    | VREF1_4       |
| AA14           | PB35B         | 4    | C    | CSN           | AA14        | PB35B         | 4    | C    | CSN           |
| AC14           | PB36A         | 4    | T    | VREF2_4       | AC14        | PB36A         | 4    | T    | VREF2_4       |
| AB14           | PB36B         | 4    | C    | D0/SPID7      | AB14        | PB36B         | 4    | C    | D0/SPID7      |
| AF15           | PB37A         | 4    | T    | D2/SPID5      | AF15        | PB37A         | 4    | T    | D2/SPID5      |
| GND            | GND4          | 4    |      |               | GND         | GND4          | 4    |      |               |
| AE15           | PB37B         | 4    | C    | D1/SPID6      | AE15        | PB37B         | 4    | C    | D1/SPID6      |
| AD15           | PB38A         | 4    | T    | BDQS38        | AD15        | PB38A         | 4    | T    | BDQS38        |
| AC15           | PB38B         | 4    | C    | D3/SPID4      | AC15        | PB38B         | 4    | C    | D3/SPID4      |
| AF16           | PB39A         | 4    | T    |               | AF16        | PB39A         | 4    | T    |               |
| Y14            | PB39B         | 4    | C    | D4/SPID3      | Y14         | PB39B         | 4    | C    | D4/SPID3      |
| AE16           | PB40A         | 4    | T    |               | AE16        | PB40A         | 4    | T    |               |
| AB15           | PB40B         | 4    | C    | D5/SPID2      | AB15        | PB40B         | 4    | C    | D5/SPID2      |
| AF17           | PB41A         | 4    | T    |               | AF17        | PB41A         | 4    | T    |               |
| GND            | GND4          | 4    |      |               | GND         | GND4          | 4    |      |               |
| AE17           | PB41B         | 4    | C    | D6/SPID1      | AE17        | PB41B         | 4    | C    | D6/SPID1      |
| Y15            | PB42A         | 4    | T    |               | Y15         | PB42A         | 4    | T    |               |
| AA15           | PB42B         | 4    | C    |               | AA15        | PB42B         | 4    | C    |               |
| AD17           | PB43A         | 4    | T    |               | AD17        | PB43A         | 4    | T    |               |
| Y16            | PB43B         | 4    | C    |               | Y16         | PB43B         | 4    | C    |               |
| AD18           | PB44A         | 4    | T    |               | AD18        | PB44A         | 4    | T    |               |
| AC16           | PB44B         | 4    | C    |               | AC16        | PB44B         | 4    | C    |               |
| AE18           | PB45A         | 4    | T    |               | AE18        | PB45A         | 4    | T    |               |
| GND            | GND4          | 4    |      |               | GND         | GND4          | 4    |      |               |
| AF18           | PB45B         | 4    | C    |               | AF18        | PB45B         | 4    | C    |               |
| AD16           | PB46A         | 4    | T    | BDQS46        | AD16        | PB46A         | 4    | T    | BDQS46        |
| AB16           | PB46B         | 4    | C    |               | AB16        | PB46B         | 4    | C    |               |
| AF19           | PB47A         | 4    | T    |               | AF19        | PB47A         | 4    | T    |               |
| AA16           | PB47B         | 4    | C    |               | AA16        | PB47B         | 4    | C    |               |
| AA17           | PB48A         | 4    | T    |               | AA17        | PB48A         | 4    | T    |               |
| Y17            | PB48B         | 4    | C    |               | Y17         | PB48B         | 4    | C    |               |
| AF21           | PB49A         | 4    | T    |               | AF21        | PB49A         | 4    | T    |               |
| GND            | GND4          | 4    |      |               | GND         | GND4          | 4    |      |               |
| AF20           | PB49B         | 4    | C    |               | AF20        | PB49B         | 4    | C    |               |
| AE21           | PB50A         | 4    | T    |               | AE21        | PB50A         | 4    | T    |               |
| AC17           | PB50B         | 4    | C    |               | AC17        | PB50B         | 4    | C    |               |

### Part Number Description



### Ordering Information

Note: LatticeECP/EC devices are dual marked. For example, the commercial speed grade LFEC20E-4F484C is also marked with industrial grade -3I (LFEC20E-3F484I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:



| Date           | Version | Section                        | Change Summary                                                                                                                                                              |
|----------------|---------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| September 2005 | 02.0    | Architecture                   | sysIO section has been updated.                                                                                                                                             |
|                |         | DC & Switching Characteristics | Recommended Operating Conditions has been updated with $V_{CCPLL}$ .                                                                                                        |
|                |         |                                | DC Electrical Characteristics table has been updated                                                                                                                        |
|                |         |                                | Removed 5V Tolerant Input Buffer section.                                                                                                                                   |
|                |         |                                | Register-to-Register performance table has been updated (rev. G 0.28).                                                                                                      |
|                |         |                                | LatticeECP/EC External Switching Characteristics table has been updated (rev. G 0.28).                                                                                      |
|                |         |                                | LatticeECP/EC Internal Switching Characteristics table has been updated (rev. G 0.28).                                                                                      |
|                |         |                                | LatticeECP/EC Family Timing Adders have been updated (rev. G 0.28).                                                                                                         |
|                |         |                                | sysCLOCK PLL timing table has been updated (rev. G 0.28)                                                                                                                    |
|                |         |                                | LatticeECP/EC sysCONFIG Port Timing specification table has been updated (rev. G 0.28).                                                                                     |
|                |         |                                | Master Clock table has been updated (rev. G 0.28).                                                                                                                          |
|                |         |                                | JTAG Port Timing specification table has been updated (rev. G 0.28).                                                                                                        |
|                |         | Pinout Information             | Signal Description table has been updated with $V_{CCPLL}$ .                                                                                                                |
| November 2005  | 02.1    | DC & Switching Characteristics | Pin-to-Pin Performance table has been updated (G 0.30)<br>- 4:1MUX, 8:1MUX, 16:1MUX, 32:1MUX                                                                                |
|                |         |                                | Register-to-Register Performance (G 0.30) - No timing number changes.                                                                                                       |
|                |         |                                | External Switching Characteristics (G 0.30) - No timing number changes.                                                                                                     |
|                |         |                                | Internal Switching Characteristics (G 0.30)<br>$t_{SUP\_DSP}$ , $t_{HP\_DSP}$ , $t_{SUO\_DSP}$ , $t_{HO\_DSP}$ , $t_{COI\_DSP}$ , $t_{COD\_DSP}$ numbers have been updated. |
|                |         |                                | Family Timing Adders (G 0.30) - No timing number changes.                                                                                                                   |
|                |         |                                | sysCLOCK PLL Timing (G 0.30) - No timing number changes.                                                                                                                    |
|                |         |                                | sysCONFIG Port Timing Specifications (G 0.30) - No timing number changes.                                                                                                   |
|                |         |                                | Master Clock (G 0.30) - No timing number changes.                                                                                                                           |
|                |         |                                | JTAG Port Timing Specification (G 0.30) - No timing number changes.                                                                                                         |
|                |         | Ordering Information           | Added 208-PQFP lead-free part numbers.                                                                                                                                      |
| March 2006     | 02.2    | DC & Switching Characteristics | Added footnote 3. to $V_{CCAUX}$ in the Recommended Operating Conditions table.                                                                                             |
| January 2007   | 02.3    | Architecture                   | EBR Asynchronous Reset section added.                                                                                                                                       |
| February 2007  | 02.4    | Architecture                   | Updated EBR Asynchronous Reset section.                                                                                                                                     |
|                |         |                                | Updated Maximum Number of Elements in a Block table - MAC value for x9 changed to 2.                                                                                        |
| May 2007       | 02.5    | Architecture                   | Updated text in Ripple Mode section.                                                                                                                                        |
| November 2007  | 02.6    | DC & Switching Characteristics | Added JTAG Port Waveforms diagram.                                                                                                                                          |
|                |         |                                | Updated $t_{RST}$ timing information in the sysCLOCK PLL Timing table.                                                                                                      |
|                |         | Pinout Information             | Added Thermal Management text section.                                                                                                                                      |
|                |         | Supplemental Information       | Updated title list.                                                                                                                                                         |
| February 2008  | 02.7    | DC & Switching Characteristics | Read/Write Mode (Normal) and Read/Write Mode with Input and Output Registers waveforms in the EBR Memory Timing Diagrams section have been updated.                         |
| September 2012 | 02.8    | All                            | Updated document with new corporate logo.                                                                                                                                   |