

Welcome to [E-XFL.COM](#)**Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 15400 |
| Total RAM Bits | 358400 |
| Number of I/O | 352 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec15e-4fn484c |

Table 2-5. PLL Signal Descriptions

| Signal | I/O | Description |
|--------------|-----|--|
| CLKI | I | Clock input from external pin or routing |
| CLKFB | I | PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic) |
| RST | I | "1" to reset PLL |
| CLKOS | O | PLL output clock to clock tree (phase shifted/duty cycle changed) |
| CLKOP | O | PLL output clock to clock tree (No phase shift) |
| CLKOK | O | PLL output to clock tree through secondary clock divider |
| LOCK | O | "1" indicates PLL LOCK to CLKI |
| DDAMODE | I | Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static) |
| DDAIZR | I | Dynamic Delay Zero. "1": delay = 0, "0": delay = on |
| DDAILAG | I | Dynamic Delay Lag/Lead. "1": Lead, "0": Lag |
| DDAIDEL[2:0] | I | Dynamic Delay Input |
| DDAOZR | O | Dynamic Delay Zero Output |
| DDAOLAG | O | Dynamic Delay Lag/Lead Output |
| DDAODEL[2:0] | O | Dynamic Delay Output |

For more information about the PLL, please see the list of technical documentation at the end of this data sheet.

Dynamic Clock Select (DCS)

The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and outputs a clock signal without any glitches or runt pulses. This is achieved regardless of where the select signal is toggled. There are eight DCS blocks per device, located in pairs at the center of each side. Figure 2-13 illustrates the DCS Block Macro.


Figure 2-13. DCS Block Primitive


Figure 2-14 shows timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.

IPexpress™

The user can access the sysDSP block via the IPexpress configuration tool, included with the ispLEVER design tool suite. IPexpress has options to configure each DSP module (or group of modules) or through direct HDL instantiation. Additionally Lattice has partnered Mathworks to support instantiation in the Simulink tool, which is a Graphical Simulation Environment. Simulink works with ispLEVER and dramatically shortens the DSP design cycle in Lattice FPGAs.

Optimized DSP Functions

Lattice provides a library of optimized DSP IP functions. Some of the IPs planned for LatticeECP DSP are: Bit Correlators, Fast Fourier Transform, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/ Decoder, Turbo Encoder/Decoders and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IPs.

Resources Available in the LatticeECP Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP family. Table 2-10 shows the maximum available EBR RAM Blocks in each of the LatticeECP family. EBR blocks, together with Distributed RAM can be used to store variables locally for the fast DSP operations.

Table 2-9. Number of DSP Blocks in LatticeECP Family

| Device | DSP Block | 9x9 Multiplier | 18x18 Multiplier | 36x36 Multiplier |
|---------|-----------|----------------|------------------|------------------|
| LFECP6 | 4 | 32 | 16 | 4 |
| LFECP10 | 5 | 40 | 20 | 5 |
| LFECP15 | 6 | 48 | 24 | 6 |
| LFECP20 | 7 | 56 | 28 | 7 |
| LFECP33 | 8 | 64 | 32 | 8 |

Table 2-10. Embedded SRAM in LatticeECP Family

| Device | EBR SRAM Block | Total EBR SRAM (Kbits) |
|---------|----------------|------------------------|
| LFECP6 | 10 | 92 |
| LFECP10 | 30 | 276 |
| LFECP15 | 38 | 350 |
| LFECP20 | 46 | 424 |
| LFECP33 | 54 | 498 |

DSP Performance of the LatticeECP Family


Table 2-11 lists the maximum performance in millions of MAC operations per second (MMAC) for each member of the LatticeECP family.

Table 2-11. DSP Block Performance of LatticeECP Family

| Device | DSP Block | DSP Performance MMAC |
|---------|-----------|----------------------|
| LFECP6 | 4 | 3680 |
| LFECP10 | 5 | 4600 |
| LFECP15 | 6 | 5520 |
| LFECP20 | 7 | 6440 |
| LFECP33 | 8 | 7360 |

Table 2-12. PIO Signal List

| Name | Type | Description |
|--------------|---------------------------------|--|
| CE0, CE1 | Control from the core | Clock enables for input and output block FFs. |
| CLK0, CLK1 | Control from the core | System clocks for input and output blocks. |
| LSR | Control from the core | Local Set/Reset. |
| GSRN | Control from routing | Global Set/Reset (active low). |
| INCK | Input to the core | Input to Primary Clock Network or PLL reference inputs. |
| DQS | Input to PIO | DQS signal from logic (routing) to PIO. |
| INDD | Input to the core | Unregistered data input to core. |
| INFF | Input to the core | Registered input on positive edge of the clock (CLK0). |
| IPOS0, IPOS1 | Input to the core | DDRX registered inputs to the core. |
| ONEG0 | Control from the core | Output signals from the core for SDR and DDR operation. |
| OPOS0, | Control from the core | Output signals from the core for DDR operation |
| OPOS1 ONEG1 | Tristate control from the core | Signals to Tristate Register block for DDR operation. |
| TD | Tristate control from the core | Tristate signal from the core used in SDR operation. |
| DDRCLKPOL | Control from clock polarity bus | Controls the polarity of the clock (CLK0) that feed the DDR input block. |

Figure 2-25. DQS Routing


PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

Differential HSTL and SSTL

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

LVDS25E

The top and bottom side of LatticeECP/EC devices support LVDS outputs via emulated complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in

Figure 3-1 is one possible solution for point-to-point signals.

Figure 3-1. LVDS25E Output Termination Example




Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|---------------|
| V_{OH} | Output high voltage | 1.42 | V |
| V_{OL} | Output low voltage | 1.08 | V |
| V_{OD} | Output differential voltage | 0.35 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 100 | $\frac{1}{4}$ |

RSDS

The LatticeECP/EC devices support differential RSDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 20 | ohm |
| R_S | Driver series resistor | 294 | ohm |
| R_P | Driver parallel resistor | 121 | ohm |
| R_T | Receiver termination | 100 | ohm |
| V_{OH} | Output high voltage | 1.35 | V |
| V_{OL} | Output low voltage | 1.15 | V |
| V_{OD} | Output differential voltage | 0.20 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 101.5 | ohm |
| I_{DC} | DC output current | 3.66 | mA |

LatticeECP/EC Family Timing Adders^{1, 2, 3} (Continued)

Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|---------------|--------------------------------|-------|-------|-------|-------|
| HSTL15_II | HSTL_15 class II | 0.10 | 0.12 | 0.14 | ns |
| HSTL15_III | HSTL_15 class III | 0.10 | 0.12 | 0.14 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.08 | 0.10 | 0.11 | ns |
| HSTL15D_III | Differential HSTL 15 class III | 0.10 | 0.12 | 0.14 | ns |
| SSTL33_I | SSTL_3 class I | -0.05 | -0.06 | -0.07 | ns |
| SSTL33_II | SSTL_3 class II | 0.40 | 0.48 | 0.56 | ns |
| SSTL33D_I | Differential SSTL_3 class I | -0.05 | -0.06 | -0.07 | ns |
| SSTL33D_II | Differential SSTL_3 class II | 0.40 | 0.48 | 0.56 | ns |
| SSTL25_I | SSTL_2 class I | 0.05 | 0.07 | 0.08 | ns |
| SSTL25_II | SSTL_2 class II | 0.25 | 0.30 | 0.35 | ns |
| SSTL25D_I | Differential SSTL_2 class I | 0.05 | 0.07 | 0.08 | ns |
| SSTL25D_II | Differential SSTL_2 class II | 0.25 | 0.30 | 0.35 | ns |
| SSTL18_I | SSTL_1.8 class I | 0.01 | 0.01 | 0.01 | ns |
| SSTL18D_I | Differential SSTL_1.8 class I | 0.01 | 0.01 | 0.01 | ns |
| LVTTL33_4mA | LVTTL 4mA drive | 0.09 | 0.11 | 0.13 | ns |
| LVTTL33_8mA | LVTTL 8mA drive | 0.07 | 0.08 | 0.09 | ns |
| LVTTL33_12mA | LVTTL 12mA drive | -0.03 | -0.04 | -0.05 | ns |
| LVTTL33_16mA | LVTTL 16mA drive | 0.36 | 0.43 | 0.51 | ns |
| LVTTL33_20mA | LVTTL 20mA drive | 0.28 | 0.33 | 0.39 | ns |
| LVCMOS33_4mA | LVCMOS 3.3 4mA drive | 0.09 | 0.11 | 0.13 | ns |
| LVCMOS33_8mA | LVCMOS 3.3 8mA drive | 0.07 | 0.08 | 0.09 | ns |
| LVCMOS33_12mA | LVCMOS 3.3 12mA drive | -0.03 | -0.04 | -0.05 | ns |
| LVCMOS33_16mA | LVCMOS 3.3 16mA drive | 0.36 | 0.43 | 0.51 | ns |
| LVCMOS33_20mA | LVCMOS 3.3 20mA drive | 0.28 | 0.33 | 0.39 | ns |
| LVCMOS25_4mA | LVCMOS 2.5 4mA drive | 0.18 | 0.21 | 0.25 | ns |
| LVCMOS25_8mA | LVCMOS 2.5 8mA drive | 0.10 | 0.12 | 0.14 | ns |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS25_16mA | LVCMOS 2.5 16mA drive | 0.22 | 0.26 | 0.31 | ns |
| LVCMOS25_20mA | LVCMOS 2.5 20mA drive | 0.14 | 0.16 | 0.19 | ns |
| LVCMOS18_4mA | LVCMOS 1.8 4mA drive | 0.15 | 0.18 | 0.21 | ns |
| LVCMOS18_8mA | LVCMOS 1.8 8mA drive | 0.06 | 0.08 | 0.09 | ns |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive | 0.01 | 0.01 | 0.01 | ns |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive | 0.16 | 0.19 | 0.22 | ns |
| LVCMOS15_4mA | LVCMOS 1.5 4mA drive | 0.26 | 0.31 | 0.36 | ns |
| LVCMOS15_8mA | LVCMOS 1.5 8mA drive | 0.04 | 0.04 | 0.05 | ns |
| LVCMOS12_2mA | LVCMOS 1.2 2mA drive | 0.36 | 0.43 | 0.50 | ns |
| LVCMOS12_6mA | LVCMOS 1.2 6mA drive | 0.08 | 0.10 | 0.11 | ns |
| LVCMOS12_4mA | LVCMOS 1.2 4mA drive | 0.36 | 0.43 | 0.50 | ns |
| PCI33 | PCI33 | 1.05 | 1.26 | 1.46 | ns |

1. Timing adders are characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Conditions table of this document.


3. All other standards according to the appropriate specification.

Timing v.G 0.30

Switching Test Conditions

Figure 3-21 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

Figure 3-21. Output Test Load, LVTTL and LVC MOS Standards



*CL Includes Test Fixture and Probe Capacitance

Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | C _L | Timing Ref. | V _T |
|---|-------------------|----------------|------------------------------------|-----------------|
| LVTTL and other LVC MOS settings (L -> H, H -> L) | ∞ | 0pF | LVC MOS 3.3 = 1.5V | — |
| | | | LVC MOS 2.5 = V _{CCIO} /2 | — |
| | | | LVC MOS 1.8 = V _{CCIO} /2 | — |
| | | | LVC MOS 1.5 = V _{CCIO} /2 | — |
| | | | LVC MOS 1.2 = V _{CCIO} /2 | — |
| LVC MOS 2.5 I/O (Z -> H) | 188 $\frac{3}{4}$ | 0pF | V _{CCIO} /2 | V _{OL} |
| LVC MOS 2.5 I/O (Z -> L) | | | V _{CCIO} /2 | V _{OH} |
| LVC MOS 2.5 I/O (H -> Z) | | | V _{OH} - 0.15 | V _{OL} |
| LVC MOS 2.5 I/O (L -> Z) | | | V _{OL} + 0.15 | V _{OH} |

Note: Output test conditions for all other interfaces are determined by the respective standards.

LFECP/EC6, LFECP/EC10 Logic Signal Connections: 208 PQFP (Cont.)

| Pin Number | LFECP6/LFEC6 | | | | LFECP10/LFEC10 | | | |
|------------|--------------|------|------|---------------|----------------|------|------|---------------|
| | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 43 | PL24A | 6 | T | LDQS24 | PL33A | 6 | T | LDQS33 |
| 44 | PL24B | 6 | C | | PL33B | 6 | C | |
| 45 | PL25A | 6 | T | | PL34A | 6 | T | |
| 46 | PL25B | 6 | C | | PL34B | 6 | C | |
| 47 | PL26A | 6 | T | | PL35A | 6 | T | |
| 48 | PL26B | 6 | C | | PL35B | 6 | C | |
| 49 | PL27A | 6 | T | VREF1_6 | PL36A | 6 | T | VREF1_6 |
| 50 | PL27B | 6 | C | VREF2_6 | PL36B | 6 | C | VREF2_6 |
| 51 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 52* | GND5 GND6 | - | | | GND5 GND6 | - | | |
| 53 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 54 | PB2A | 5 | T | | PB2A | 5 | T | |
| 55 | PB2B | 5 | C | | PB2B | 5 | C | |
| 56 | PB3A | 5 | T | | PB3A | 5 | T | |
| 57 | PB3B | 5 | C | | PB3B | 5 | C | |
| 58 | PB4A | 5 | T | | PB4A | 5 | T | |
| 59 | PB4B | 5 | C | | PB4B | 5 | C | |
| 60 | PB5A | 5 | T | | PB5A | 5 | T | |
| 61 | PB5B | 5 | C | | PB5B | 5 | C | |
| 62 | PB6A | 5 | T | BDQS6 | PB6A | 5 | T | BDQS6 |
| 63 | PB6B | 5 | C | | PB6B | 5 | C | |
| 64 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 65 | PB10A | 5 | T | | PB18A | 5 | T | |
| 66 | PB10B | 5 | C | | PB18B | 5 | C | |
| 67 | PB11A | 5 | T | | PB19A | 5 | T | |
| 68 | PB11B | 5 | C | | PB19B | 5 | C | |
| 69 | PB12A | 5 | T | | PB20A | 5 | T | |
| 70 | PB12B | 5 | C | | PB20B | 5 | C | |
| 71 | PB13A | 5 | T | | PB21A | 5 | T | |
| 72 | GND5 | 5 | | | GND5 | 5 | | |
| 73 | PB13B | 5 | C | | PB21B | 5 | C | |
| 74 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 75 | PB14A | 5 | T | BDQS14 | PB22A | 5 | T | BDQS22 |
| 76 | PB14B | 5 | C | | PB22B | 5 | C | |
| 77 | PB15A | 5 | T | | PB23A | 5 | T | |
| 78 | PB15B | 5 | C | | PB23B | 5 | C | |
| 79 | PB16A | 5 | T | VREF2_5 | PB24A | 5 | T | VREF2_5 |
| 80 | PB16B | 5 | C | VREF1_5 | PB24B | 5 | C | VREF1_5 |
| 81 | PB17A | 5 | T | PCLKT5_0 | PB25A | 5 | T | PCLKT5_0 |
| 82 | GND5 | 5 | | | GND5 | 5 | | |
| 83 | PB17B | 5 | C | PCLKC5_0 | PB25B | 5 | C | PCLKC5_0 |
| 84 | VCCAUX | - | | | VCCAUX | - | | |

LFECP/EC6, LFECP/EC10 Logic Signal Connections: 208 PQFP (Cont.)

| Pin Number | LFECP6/LFEC6 | | | | LFECP10/LFEC10 | | | |
|------------|--------------|------|------|----------------|----------------|------|------|----------------|
| | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 85 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 86 | PB18A | 4 | T | WRITEN | PB26A | 4 | T | WRITEN |
| 87 | PB18B | 4 | C | CS1N | PB26B | 4 | C | CS1N |
| 88 | PB19A | 4 | T | VREF1_4 | PB27A | 4 | T | VREF1_4 |
| 89 | PB19B | 4 | C | CSN | PB27B | 4 | C | CSN |
| 90 | PB20A | 4 | T | VREF2_4 | PB28A | 4 | T | VREF2_4 |
| 91 | PB20B | 4 | C | D0/SPID7 | PB28B | 4 | C | D0/SPID7 |
| 92 | PB21A | 4 | T | D2/SPID5 | PB29A | 4 | T | D2/SPID5 |
| 93 | GND4 | 4 | | | GND4 | 4 | | |
| 94 | PB21B | 4 | C | D1/SPID6 | PB29B | 4 | C | D1/SPID6 |
| 95 | PB22A | 4 | T | BDQS22 | PB30A | 4 | T | BDQS30 |
| 96 | PB22B | 4 | C | D3/SPID4 | PB30B | 4 | C | D3/SPID4 |
| 97 | PB23A | 4 | T | | PB31A | 4 | T | |
| 98 | PB23B | 4 | C | D4/SPID3 | PB31B | 4 | C | D4/SPID3 |
| 99 | PB24A | 4 | T | | PB32A | 4 | T | |
| 100 | PB24B | 4 | C | D5/SPID2 | PB32B | 4 | C | D5/SPID2 |
| 101 | PB25A | 4 | T | | PB33A | 4 | T | |
| 102 | PB25B | 4 | C | D6/SPID1 | PB33B | 4 | C | D6/SPID1 |
| 103 | PB33A | 4 | | | PB41A | 4 | | |
| 104 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 105* | GND3 GND4 | - | | | GND3 GND4 | - | | |
| 106 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| 107 | PR27B | 3 | C | VREF2_3 | PR36B | 3 | C | VREF2_3 |
| 108 | PR27A | 3 | T | VREF1_3 | PR36A | 3 | T | VREF1_3 |
| 109 | PR26B | 3 | C | | PR35B | 3 | C | |
| 110 | PR26A | 3 | T | | PR35A | 3 | T | |
| 111 | PR25B | 3 | C | | PR34B | 3 | C | |
| 112 | PR25A | 3 | T | | PR34A | 3 | T | |
| 113 | PR24B | 3 | C | | PR33B | 3 | C | |
| 114 | PR24A | 3 | T | RDQS24 | PR33A | 3 | T | RDQS33 |
| 115 | PR23B | 3 | C | RLM0_PLLC_FB_A | PR32B | 3 | C | RLM0_PLLC_FB_A |
| 116 | GND3 | 3 | | | GND3 | 3 | | |
| 117 | PR23A | 3 | T | RLM0_PLLT_FB_A | PR32A | 3 | T | RLM0_PLLT_FB_A |
| 118 | PR22B | 3 | C | RLM0_PLLC_IN_A | PR31B | 3 | C | RLM0_PLLC_IN_A |
| 119 | PR22A | 3 | T | RLM0_PLLT_IN_A | PR31A | 3 | T | RLM0_PLLT_IN_A |
| 120 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| 121 | PR21B | 3 | C | DI/CSSPIN | PR30B | 3 | C | DI/CSSPIN |
| 122 | PR21A | 3 | T | DOUT/CSON | PR30A | 3 | T | DOUT/CSON |
| 123 | PR20B | 3 | C | BUSY/SISPI | PR29B | 3 | C | BUSY/SISPI |
| 124 | PR20A | 3 | T | D7/SPID0 | PR29A | 3 | T | D7/SPID0 |
| 125 | CFG2 | 3 | | | CFG2 | 3 | | |
| 126 | CFG1 | 3 | | | CFG1 | 3 | | |

LFECP/EC6, LFECP/EC10 Logic Signal Connections: 208 PQFP (Cont.)

| Pin Number | LFECP6/LFEC6 | | | | | LFECP10/LFEC10 | | | |
|------------|--------------|------|------|---------------|--|----------------|------|------|---------------|
| | Pin Function | Bank | LVDS | Dual Function | | Pin Function | Bank | LVDS | Dual Function |
| 169 | PT21A | 1 | T | | | PT29A | 1 | T | |
| 170 | PT20B | 1 | C | | | PT28B | 1 | C | |
| 171 | PT20A | 1 | T | | | PT28A | 1 | T | |
| 172 | PT19B | 1 | C | VREF2_1 | | PT27B | 1 | C | VREF2_1 |
| 173 | PT19A | 1 | T | VREF1_1 | | PT27A | 1 | T | VREF1_1 |
| 174 | PT18B | 1 | C | | | PT26B | 1 | C | |
| 175 | PT18A | 1 | T | | | PT26A | 1 | T | |
| 176 | VCCIO1 | 1 | | | | VCCIO1 | 1 | | |
| 177 | VCCAUX | - | | | | VCCAUX | - | | |
| 178 | PT17B | 0 | C | PCLKC0_0 | | PT25B | 0 | C | PCLKC0_0 |
| 179 | GND0 | 0 | | | | GND0 | 0 | | |
| 180 | PT17A | 0 | T | PCLKT0_0 | | PT25A | 0 | T | PCLKT0_0 |
| 181 | PT16B | 0 | C | VREF1_0 | | PT24B | 0 | C | VREF1_0 |
| 182 | PT16A | 0 | T | VREF2_0 | | PT24A | 0 | T | VREF2_0 |
| 183 | PT15B | 0 | C | | | PT23B | 0 | C | |
| 184 | PT15A | 0 | T | | | PT23A | 0 | T | |
| 185 | PT14B | 0 | C | | | PT22B | 0 | C | |
| 186 | PT14A | 0 | T | TDQS14 | | PT22A | 0 | T | TDQS22 |
| 187 | VCCIO0 | 0 | | | | VCCIO0 | 0 | | |
| 188 | PT13B | 0 | C | | | PT21B | 0 | C | |
| 189 | GND0 | 0 | | | | GND0 | 0 | | |
| 190 | PT13A | 0 | T | | | PT21A | 0 | T | |
| 191 | PT12B | 0 | C | | | PT20B | 0 | C | |
| 192 | PT12A | 0 | T | | | PT20A | 0 | T | |
| 193 | PT11B | 0 | C | | | PT19B | 0 | C | |
| 194 | PT11A | 0 | T | | | PT19A | 0 | T | |
| 195 | PT10B | 0 | C | | | PT18B | 0 | C | |
| 196 | PT10A | 0 | T | | | PT18A | 0 | T | |
| 197 | VCCIO0 | 0 | | | | VCCIO0 | 0 | | |
| 198 | PT6B | 0 | C | | | PT6B | 0 | C | |
| 199 | PT6A | 0 | T | TDQS6 | | PT6A | 0 | T | TDQS6 |
| 200 | PT5B | 0 | C | | | PT5B | 0 | C | |
| 201 | PT5A | 0 | T | | | PT5A | 0 | T | |
| 202 | PT4B | 0 | C | | | PT4B | 0 | C | |
| 203 | PT4A | 0 | T | | | PT4A | 0 | T | |
| 204 | PT3B | 0 | C | | | PT3B | 0 | C | |
| 205 | PT3A | 0 | T | | | PT3A | 0 | T | |
| 206 | PT2B | 0 | C | | | PT2B | 0 | C | |
| 207 | PT2A | 0 | T | | | PT2A | 0 | T | |
| 208 | VCCIO0 | 0 | | | | VCCIO0 | 0 | | |

*Double bonded to the pin.

LFEC3 and LFECP/EC6 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFEC3 | | | | LFECP6/LFEC6 | | | |
|-------------|---------------|------|------|----------------|---------------|------|------|----------------|
| | Ball Function | Bank | LVDS | Dual Function | Ball Function | Bank | LVDS | Dual Function |
| N16 | PR14A | 3 | T | RLM0_PLLT_FB_A | PR23A | 3 | T | RLM0_PLLT_FB_A |
| N15 | PR13B | 3 | C | RLM0_PLLC_IN_A | PR22B | 3 | C | RLM0_PLLC_IN_A |
| M15 | PR13A | 3 | T | RLM0_PLLT_IN_A | PR22A | 3 | T | RLM0_PLLT_IN_A |
| M16 | PR12B | 3 | C | DI/CSSPIN | PR21B | 3 | C | DI/CSSPIN |
| L16 | PR12A | 3 | T | DOUT/CSON | PR21A | 3 | T | DOUT/CSON |
| K16 | PR11B | 3 | C | BUSY/SISPI | PR20B | 3 | C | BUSY/SISPI |
| J16 | PR11A | 3 | T | D7/SPID0 | PR20A | 3 | T | D7/SPID0 |
| L12 | CFG2 | 3 | | | CFG2 | 3 | | |
| L14 | CFG1 | 3 | | | CFG1 | 3 | | |
| L13 | CFG0 | 3 | | | CFG0 | 3 | | |
| K13 | PROGRAMN | 3 | | | PROGRAMN | 3 | | |
| L15 | CCLK | 3 | | | CCLK | 3 | | |
| K15 | INITN | 3 | | | INITN | 3 | | |
| K14 | DONE | 3 | | | DONE | 3 | | |
| | - | - | | | GND3 | 3 | | |
| H16 | NC | - | | | PR18B | 3 | C | |
| H15 | NC | - | | | PR18A | 3 | T | |
| G16 | NC | - | | | PR17B | 3 | C | |
| G15 | NC | - | | | PR17A | 3 | T | |
| K12 | NC | - | | | PR16B | 3 | C | |
| J12 | NC | - | | | PR16A | 3 | T | |
| J14 | NC | - | | | PR15B | 3 | C | |
| J15 | NC | - | | | PR15A | 3 | T | RDQS15 |
| F16 | NC | - | | | PR14B | 3 | C | |
| - | - | - | | | GND3 | 3 | | |
| F15 | NC | - | | | PR14A | 3 | T | |
| J13 | NC | - | | | PR13B | 3 | C | |
| H13 | NC | - | | | PR13A | 3 | T | |
| H14 | NC | - | | | PR12B | 3 | C | |
| G14 | NC | - | | | PR12A | 3 | T | |
| E16 | NC | - | | | PR11B | 3 | C | |
| E15 | NC | - | | | PR11A | 3 | T | |
| H12 | PR9B | 2 | C | PCLKC2_0 | PR9B | 2 | C | PCLKC2_0 |
| GND | GND2 | 2 | | | GND2 | | | |
| G12 | PR9A | 2 | T | PCLKT2_0 | PR9A | 2 | T | PCLKT2_0 |
| G13 | PR8B | 2 | C | | PR8B | 2 | C | |
| F13 | PR8A | 2 | T | | PR8A | 2 | T | |
| F12 | PR7B | 2 | C | | PR7B | 2 | C | |
| E13 | PR7A | 2 | T | | PR7A | 2 | T | |
| D16 | PR6B | 2 | C | | PR6B | 2 | C | |
| D15 | PR6A | 2 | T | RDQS6 | PR6A | 2 | T | RDQS6 |
| F14 | PR5B | 2 | C | | PR5B | 2 | C | |
| E14 | PR5A | 2 | T | | PR5A | 2 | T | |

**LFECP/EC6, LFECP/EC10, LFECP/EC15 Logic Signal Connections:
484 fpBGA**

| LFECP6/LFEC6 | | | | | LFECP10/LFEC10 | | | | | LFECP/LFEC15 | | | | |
|--------------|---------------|------|------|---------------|----------------|---------------|------|------|----------------|--------------|---------------|------|------|----------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| GND | GND7 | 7 | | | GND | GND7 | 7 | | | GND | GND7 | 7 | | |
| D4 | PL2A | 7 | T | VREF2_7 | D4 | PL2A | 7 | T | VREF2_7 | D4 | PL2A | 7 | T | VREF2_7 |
| E4 | PL2B | 7 | C | VREF1_7 | E4 | PL2B | 7 | C | VREF1_7 | E4 | PL2B | 7 | C | VREF1_7 |
| C3 | NC | - | | | C3 | PL3A | 7 | T | | C3 | PL3A | 7 | T | |
| B2 | NC | - | | | B2 | PL3B | 7 | C | | B2 | PL3B | 7 | C | |
| E5 | NC | - | | | E5 | PL4A | 7 | T | | E5 | PL4A | 7 | T | |
| F5 | NC | - | | | F5 | PL4B | 7 | C | | F5 | PL4B | 7 | C | |
| D3 | NC | - | | | D3 | PL5A | 7 | T | | D3 | PL5A | 7 | T | |
| C2 | NC | - | | | C2 | PL5B | 7 | C | | C2 | PL5B | 7 | C | |
| F4 | NC | - | | | F4 | PL6A | 7 | T | LDQS6 | F4 | PL6A | 7 | T | LDQS6 |
| G4 | NC | - | | | G4 | PL6B | 7 | C | | G4 | PL6B | 7 | C | |
| E3 | NC | - | | | E3 | PL7A | 7 | T | | E3 | PL7A | 7 | T | |
| D2 | NC | - | | | D2 | PL7B | 7 | C | | D2 | PL7B | 7 | C | |
| B1 | NC | - | | | B1 | PL8A | 7 | T | LUM0_PLLT_IN_A | B1 | PL8A | 7 | T | LUM0_PLLT_IN_A |
| C1 | NC | - | | | C1 | PL8B | 7 | C | LUM0_PLLC_IN_A | C1 | PL8B | 7 | C | LUM0_PLLC_IN_A |
| F3 | NC | - | | | F3 | PL9A | 7 | T | LUM0_PLLT_FB_A | F3 | PL9A | 7 | T | LUM0_PLLT_FB_A |
| GND | - | - | | | GND | GND7 | 7 | | | GND | GND7 | 7 | | |
| E2 | NC | - | | | E2 | PL9B | 7 | C | LUM0_PLLC_FB_A | E2 | PL9B | 7 | C | LUM0_PLLC_FB_A |
| G5 | NC | - | | | G5 | NC | - | | | G5 | PL11A | 7 | T | |
| H6 | NC | - | | | H6 | NC | - | | | H6 | PL11B | 7 | C | |
| G3 | NC | - | | | G3 | NC | - | | | G3 | PL12A | 7 | T | |
| H4 | NC | - | | | H4 | NC | - | | | H4 | PL12B | 7 | C | |
| J5 | NC | - | | | J5 | NC | - | | | J5 | PL13A | 7 | T | |
| H5 | NC | - | | | H5 | NC | - | | | H5 | PL13B | 7 | C | |
| F2 | NC | - | | | F2 | NC | - | | | F2 | PL14A | 7 | T | |
| GND | - | - | | | GND | - | - | | | GND | GND7 | 7 | | |
| F1 | NC | - | | | F1 | NC | - | | | F1 | PL14B | 7 | C | |
| E1 | NC | - | | | E1 | PL11A | 7 | T | | E1 | PL15A | 7 | T | |
| D1 | NC | - | | | D1 | PL11B | 7 | C | | D1 | PL15B | 7 | C | |
| H3 | PL3A | 7 | T | | H3 | PL12A | 7 | T | | H3 | PL16A | 7 | T | |
| G2 | PL3B | 7 | C | | G2 | PL12B | 7 | C | | G2 | PL16B | 7 | C | |
| H2 | PL4A | 7 | T | | H2 | PL13A | 7 | T | | H2 | PL17A | 7 | T | |
| G1 | PL4B | 7 | C | | G1 | PL13B | 7 | C | | G1 | PL17B | 7 | C | |
| J4 | PL5A | 7 | T | | J4 | PL14A | 7 | T | | J4 | PL18A | 7 | T | |
| GND | - | - | | | GND | GND7 | 7 | | | GND | GND7 | 7 | | |
| J3 | PL5B | 7 | C | | J3 | PL14B | 7 | C | | J3 | PL18B | 7 | C | |
| J2 | PL6A | 7 | T | LDQS6 | J2 | PL15A | 7 | T | LDQS15 | J2 | PL19A | 7 | T | LDQS19 |
| H1 | PL6B | 7 | C | | H1 | PL15B | 7 | C | | H1 | PL19B | 7 | C | |
| K4 | PL7A | 7 | T | | K4 | PL16A | 7 | T | | K4 | PL20A | 7 | T | |
| K5 | PL7B | 7 | C | | K5 | PL16B | 7 | C | | K5 | PL20B | 7 | C | |
| K3 | PL8A | 7 | T | | K3 | PL17A | 7 | T | | K3 | PL21A | 7 | T | |
| K2 | PL8B | 7 | C | | K2 | PL17B | 7 | C | | K2 | PL21B | 7 | C | |
| J1 | PL9A | 7 | T | PCLKT7_0 | J1 | PL18A | 7 | T | PCLKT7_0 | J1 | PL22A | 7 | T | PCLKT7_0 |
| GND | GND7 | 7 | | | GND | GND7 | 7 | | | GND | GND7 | 7 | | |
| K1 | PL9B | 7 | C | PCLKC7_0 | K1 | PL18B | 7 | C | PCLKC7_0 | K1 | PL22B | 7 | C | PCLKC7_0 |
| L3 | XRES | 6 | | | L3 | XRES | 6 | | | L3 | XRES | 6 | | |
| L4 | PL11A | 6 | T | | L4 | PL20A | 6 | T | | L4 | PL24A | 6 | T | |
| L5 | PL11B | 6 | C | | L5 | PL20B | 6 | C | | L5 | PL24B | 6 | C | |
| L2 | PL12A | 6 | T | | L2 | PL21A | 6 | T | | L2 | PL25A | 6 | T | |
| L1 | PL12B | 6 | C | | L1 | PL21B | 6 | C | | L1 | PL25B | 6 | C | |

LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECP20/LFEC20 | | | | | LFECP/LFEC33 | | | | |
|----------------|---------------|------|-------|----------------|--------------|---------------|------|-------|----------------|
| Ball Number | Ball Function | Bank | LVD S | Dual Function | Ball Number | Ball Function | Bank | LVD S | Dual Function |
| V2 | PL41B | 6 | C | LLM0_PLLC_IN_A | V2 | PL53B | 6 | C | LLM0_PLLC_IN_A |
| U3 | PL42A | 6 | T | LLM0_PLLT_FB_A | U3 | PL54A | 6 | T | LLM0_PLLT_FB_A |
| V3 | PL42B | 6 | C | LLM0_PLLC_FB_A | V3 | PL54B | 6 | C | LLM0_PLLC_FB_A |
| U4 | PL43A | 6 | T | | U4 | PL55A | 6 | T | |
| V5 | PL43B | 6 | C | | V5 | PL55B | 6 | C | |
| W1 | PL44A | 6 | T | | W1 | PL56A | 6 | T | |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| W2 | PL44B | 6 | C | | W2 | PL56B | 6 | C | |
| Y1 | PL45A | 6 | T | LDQS45 | Y1 | PL57A | 6 | T | LDQS57 |
| Y2 | PL45B | 6 | C | | Y2 | PL57B | 6 | C | |
| AA1 | PL46A | 6 | T | | AA1 | PL58A | 6 | T | |
| AA2 | PL46B | 6 | C | | AA2 | PL58B | 6 | C | |
| W4 | PL47A | 6 | T | | W4 | PL59A | 6 | T | |
| V4 | PL47B | 6 | C | | V4 | PL59B | 6 | C | |
| W3 | PL48A | 6 | T | VREF1_6 | W3 | PL68A | 6 | T | VREF1_6 |
| Y3 | PL48B | 6 | C | VREF2_6 | Y3 | PL68B | 6 | C | VREF2_6 |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| GND | GND5 | 5 | | | GND | GND6 | 6 | | |
| GND | - | | | | GND | GND6 | 6 | | |
| GND | - | | | | GND | GND5 | 5 | | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| V7 | PB10A | 5 | T | | V7 | PB10A | 5 | T | |
| T6 | PB10B | 5 | C | | T6 | PB10B | 5 | C | |
| V8 | PB11A | 5 | T | | V8 | PB11A | 5 | T | |
| U7 | PB11B | 5 | C | | U7 | PB11B | 5 | C | |
| W5 | PB12A | 5 | T | | W5 | PB12A | 5 | T | |
| U6 | PB12B | 5 | C | | U6 | PB12B | 5 | C | |
| AA3 | PB13A | 5 | T | | AA3 | PB13A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB3 | PB13B | 5 | C | | AB3 | PB13B | 5 | C | |
| Y6 | PB14A | 5 | T | BDQS14 | Y6 | PB14A | 5 | T | BDQS14 |
| V6 | PB14B | 5 | C | | V6 | PB14B | 5 | C | |
| AA5 | PB15A | 5 | T | | AA5 | PB15A | 5 | T | |
| W6 | PB15B | 5 | C | | W6 | PB15B | 5 | C | |
| Y5 | PB16A | 5 | T | | Y5 | PB16A | 5 | T | |
| Y4 | PB16B | 5 | C | | Y4 | PB16B | 5 | C | |
| AA4 | PB17A | 5 | T | | AA4 | PB17A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB4 | PB17B | 5 | C | | AB4 | PB17B | 5 | C | |
| Y7 | PB18A | 5 | T | | Y7 | PB18A | 5 | T | |
| W8 | PB18B | 5 | C | | W8 | PB18B | 5 | C | |
| W7 | PB19A | 5 | T | | W7 | PB19A | 5 | T | |
| U8 | PB19B | 5 | C | | U8 | PB19B | 5 | C | |
| W9 | PB20A | 5 | T | | W9 | PB20A | 5 | T | |

LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFECP20/LFECP20 | | | | | LFECP/EC33 | | | | |
|-----------------|---------------|------|------|----------------|-------------|---------------|------|------|----------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| P5 | PL32B | 6 | C | | P5 | PL44B | 6 | C | |
| P6 | PL33A | 6 | T | | P6 | PL45A | 6 | T | |
| R5 | PL33B | 6 | C | | R5 | PL45B | 6 | C | |
| U1 | PL34A | 6 | T | | U1 | PL46A | 6 | T | |
| U2 | PL34B | 6 | C | | U2 | PL46B | 6 | C | |
| T3 | PL35A | 6 | T | | T3 | PL47A | 6 | T | |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| T4 | PL35B | 6 | C | | T4 | PL47B | 6 | C | |
| R6 | PL36A | 6 | T | LDQS36 | R6 | PL48A | 6 | T | LDQS48 |
| T5 | PL36B | 6 | C | | T5 | PL48B | 6 | C | |
| T6 | PL37A | 6 | T | | T6 | PL49A | 6 | T | |
| U5 | PL37B | 6 | C | | U5 | PL49B | 6 | C | |
| U3 | PL38A | 6 | T | | U3 | PL50A | 6 | T | |
| U4 | PL38B | 6 | C | | U4 | PL50B | 6 | C | |
| V1 | PL39A | 6 | T | | V1 | PL51A | 6 | T | |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| V2 | PL39B | 6 | C | | V2 | PL51B | 6 | C | |
| U7 | TCK | 6 | | | U7 | TCK | 6 | | |
| V4 | TDI | 6 | | | V4 | TDI | 6 | | |
| V5 | TMS | 6 | | | V5 | TMS | 6 | | |
| V3 | TDO | 6 | | | V3 | TDO | 6 | | |
| U6 | VCCJ | 6 | | | U6 | VCCJ | 6 | | |
| W1 | PL41A | 6 | T | LLM0_PLLT_IN_A | W1 | PL53A | 6 | T | LLM0_PLLT_IN_A |
| W2 | PL41B | 6 | C | LLM0_PLLC_IN_A | W2 | PL53B | 6 | C | LLM0_PLLC_IN_A |
| V6 | PL42A | 6 | T | LLM0_PLLT_FB_A | V6 | PL54A | 6 | T | LLM0_PLLT_FB_A |
| W6 | PL42B | 6 | C | LLM0_PLLC_FB_A | W6 | PL54B | 6 | C | LLM0_PLLC_FB_A |
| Y1 | PL43A | 6 | T | | Y1 | PL55A | 6 | T | |
| Y2 | PL43B | 6 | C | | Y2 | PL55B | 6 | C | |
| W3 | PL44A | 6 | T | | W3 | PL56A | 6 | T | |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| W4 | PL44B | 6 | C | | W4 | PL56B | 6 | C | |
| AA1 | PL45A | 6 | T | LDQS45 | AA1 | PL57A | 6 | T | LDQS57 |
| AB1 | PL45B | 6 | C | | AB1 | PL57B | 6 | C | |
| Y4 | PL46A | 6 | T | | Y4 | PL58A | 6 | T | |
| Y3 | PL46B | 6 | C | | Y3 | PL58B | 6 | C | |
| AC1 | PL47A | 6 | T | | AC1 | PL59A | 6 | T | |
| AB2 | PL47B | 6 | C | | AB2 | PL59B | 6 | C | |
| AA2 | NC | - | | | AA2 | PL60A | 6 | T | |
| - | - | - | | | GND | GND6 | 6 | | |
| AA3 | NC | - | | | AA3 | PL60B | 6 | C | |
| W5 | NC | - | | | W5 | PL61A | 6 | T | |
| Y5 | NC | - | | | Y5 | PL61B | 6 | C | |

LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFECP20/LFECP20 | | | | | LFECP/EC33 | | | | |
|-----------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| Y6 | NC | - | | | Y6 | PL62A | 6 | T | |
| W7 | NC | - | | | W7 | PL62B | 6 | C | |
| AA4 | NC | - | | | AA4 | PL63A | 6 | T | |
| AB3 | NC | - | | | AB3 | PL63B | 6 | C | |
| AC2 | NC | - | | | AC2 | PL64A | 6 | T | |
| - | - | - | | | GND | GND6 | 6 | | |
| AC3 | NC | - | | | AC3 | PL64B | 6 | C | |
| AA5 | NC | - | | | AA5 | PL65A | 6 | T | LDQS65 |
| AB5 | NC | - | | | AB5 | PL65B | 6 | C | |
| AD3 | NC | - | | | AD3 | PL66A | 6 | T | |
| AD2 | NC | - | | | AD2 | PL66B | 6 | C | |
| AE1 | NC | - | | | AE1 | PL67A | 6 | T | |
| AD1 | NC | - | | | AD1 | PL67B | 6 | C | |
| AB4 | PL48A | 6 | T | VREF1_6 | AB4 | PL68A | 6 | T | VREF1_6 |
| AC4 | PL48B | 6 | C | VREF2_6 | AC4 | PL68B | 6 | C | VREF2_6 |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB6 | PB2A | 5 | T | | AB6 | PB2A | 5 | T | |
| AA6 | PB2B | 5 | C | | AA6 | PB2B | 5 | C | |
| AC7 | PB3A | 5 | T | | AC7 | PB3A | 5 | T | |
| Y8 | PB3B | 5 | C | | Y8 | PB3B | 5 | C | |
| AB7 | PB4A | 5 | T | | AB7 | PB4A | 5 | T | |
| AA7 | PB4B | 5 | C | | AA7 | PB4B | 5 | C | |
| AC6 | PB5A | 5 | T | | AC6 | PB5A | 5 | T | |
| AC5 | PB5B | 5 | C | | AC5 | PB5B | 5 | C | |
| AB8 | PB6A | 5 | T | BDQS6 | AB8 | PB6A | 5 | T | BDQS6 |
| AC8 | PB6B | 5 | C | | AC8 | PB6B | 5 | C | |
| AE2 | PB7A | 5 | T | | AE2 | PB7A | 5 | T | |
| AA8 | PB7B | 5 | C | | AA8 | PB7B | 5 | C | |
| AF2 | PB8A | 5 | T | | AF2 | PB8A | 5 | T | |
| Y9 | PB8B | 5 | C | | Y9 | PB8B | 5 | C | |
| AD5 | PB9A | 5 | T | | AD5 | PB9A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AD4 | PB9B | 5 | C | | AD4 | PB9B | 5 | C | |
| AD8 | PB10A | 5 | T | | AD8 | PB10A | 5 | T | |
| AC9 | PB10B | 5 | C | | AC9 | PB10B | 5 | C | |
| AE3 | PB11A | 5 | T | | AE3 | PB11A | 5 | T | |
| AB9 | PB11B | 5 | C | | AB9 | PB11B | 5 | C | |
| AF3 | PB12A | 5 | T | | AF3 | PB12A | 5 | T | |
| AD9 | PB12B | 5 | C | | AD9 | PB12B | 5 | C | |
| AE4 | PB13A | 5 | T | | AE4 | PB13A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |

LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFEC20/LFECP20 | | | | | LFEC20/LFECP20 | | | | |
|----------------|---------------|------|------|---------------|----------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| E24 | NC | - | | | E24 | PR8B | 2 | C | |
| D24 | NC | - | | | D24 | PR8A | 2 | T | |
| E22 | NC | - | | | E22 | PR7B | 2 | C | |
| F22 | NC | - | | | F22 | PR7A | 2 | T | |
| E21 | NC | - | | | E21 | PR6B | 2 | C | |
| D22 | NC | - | | | D22 | PR6A | 2 | T | RDQS6 |
| E23 | PR2B | 2 | C | VREF1_2 | E23 | PR2B | 2 | C | VREF1_2 |
| D23 | PR2A | 2 | T | VREF2_2 | D23 | PR2A | 2 | T | VREF2_2 |
| GND | GND2 | 2 | | | GND | GND2 | 2 | | |
| GND | GND1 | 1 | | | GND | GND1 | 1 | | |
| G20 | NC | - | | | G20 | PT65B | 1 | C | |
| F20 | NC | - | | | F20 | PT65A | 1 | T | |
| D21 | NC | - | | | D21 | PT64B | 1 | C | |
| C21 | NC | - | | | C21 | PT64A | 1 | T | |
| C23 | NC | - | | | C23 | PT63B | 1 | C | |
| C22 | NC | - | | | C22 | PT63A | 1 | T | |
| B23 | NC | - | | | B23 | PT62B | 1 | C | |
| C24 | NC | - | | | C24 | PT62A | 1 | T | TDQS62 |
| D20 | NC | - | | | D20 | PT61B | 1 | C | |
| - | - | - | | | GND | GND1 | 1 | | |
| E19 | NC | - | | | E19 | PT61A | 1 | T | |
| B25 | NC | - | | | B25 | PT60B | 1 | C | |
| B24 | NC | - | | | B24 | PT60A | 1 | T | |
| B26 | NC | - | | | B26 | PT59B | 1 | C | |
| A25 | NC | - | | | A25 | PT59A | 1 | T | |
| C20 | NC | - | | | C20 | PT58B | 1 | C | |
| C19 | NC | - | | | C19 | PT58A | 1 | T | |
| A24 | PT57B | 1 | C | | A24 | PT57B | 1 | C | |
| - | - | - | | | GND | GND1 | 1 | | |
| A23 | PT57A | 1 | T | | A23 | PT57A | 1 | T | |
| E18 | PT56B | 1 | C | | E18 | PT56B | 1 | C | |
| D19 | PT56A | 1 | T | | D19 | PT56A | 1 | T | |
| F19 | PT55B | 1 | C | | F19 | PT55B | 1 | C | |
| B22 | PT55A | 1 | T | | B22 | PT55A | 1 | T | |
| G19 | PT54B | 1 | C | | G19 | PT54B | 1 | C | |
| B21 | PT54A | 1 | T | TDQS54 | B21 | PT54A | 1 | T | TDQS54 |
| D18 | PT53B | 1 | C | | D18 | PT53B | 1 | C | |
| GND | GND1 | 1 | | | GND | GND1 | 1 | | |
| C18 | PT53A | 1 | T | | C18 | PT53A | 1 | T | |
| F18 | PT52B | 1 | C | | F18 | PT52B | 1 | C | |
| A22 | PT52A | 1 | T | | A22 | PT52A | 1 | T | |
| G18 | PT51B | 1 | C | | G18 | PT51B | 1 | C | |

LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFECP20/LFECP20 | | | | | LFECP/EC33 | | | | |
|-----------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| M10 | GND | - | | | M10 | GND | - | | |
| M11 | GND | - | | | M11 | GND | - | | |
| M12 | GND | - | | | M12 | GND | - | | |
| M13 | GND | - | | | M13 | GND | - | | |
| M14 | GND | - | | | M14 | GND | - | | |
| M15 | GND | - | | | M15 | GND | - | | |
| M16 | GND | - | | | M16 | GND | - | | |
| M17 | GND | - | | | M17 | GND | - | | |
| N10 | GND | - | | | N10 | GND | - | | |
| N11 | GND | - | | | N11 | GND | - | | |
| N12 | GND | - | | | N12 | GND | - | | |
| N13 | GND | - | | | N13 | GND | - | | |
| N14 | GND | - | | | N14 | GND | - | | |
| N15 | GND | - | | | N15 | GND | - | | |
| N16 | GND | - | | | N16 | GND | - | | |
| N17 | GND | - | | | N17 | GND | - | | |
| P10 | GND | - | | | P10 | GND | - | | |
| P11 | GND | - | | | P11 | GND | - | | |
| P12 | GND | - | | | P12 | GND | - | | |
| P13 | GND | - | | | P13 | GND | - | | |
| P14 | GND | - | | | P14 | GND | - | | |
| P15 | GND | - | | | P15 | GND | - | | |
| P16 | GND | - | | | P16 | GND | - | | |
| P17 | GND | - | | | P17 | GND | - | | |
| R10 | GND | - | | | R10 | GND | - | | |
| R11 | GND | - | | | R11 | GND | - | | |
| R12 | GND | - | | | R12 | GND | - | | |
| R13 | GND | - | | | R13 | GND | - | | |
| R14 | GND | - | | | R14 | GND | - | | |
| R15 | GND | - | | | R15 | GND | - | | |
| R16 | GND | - | | | R16 | GND | - | | |
| R17 | GND | - | | | R17 | GND | - | | |
| T10 | GND | - | | | T10 | GND | - | | |
| T11 | GND | - | | | T11 | GND | - | | |
| T12 | GND | - | | | T12 | GND | - | | |
| T13 | GND | - | | | T13 | GND | - | | |
| T14 | GND | - | | | T14 | GND | - | | |
| T15 | GND | - | | | T15 | GND | - | | |
| T16 | GND | - | | | T16 | GND | - | | |
| T17 | GND | - | | | T17 | GND | - | | |
| U10 | GND | - | | | U10 | GND | - | | |
| U11 | GND | - | | | U11 | GND | - | | |



Ordering Information
LatticeECP/EC Family Data Sheet

LatticeEC Industrial (Continued)

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC15E-3F484I | 352 | -3 | fpBGA | 484 | IND | 15.3K |
| LFEC15E-4F484I | 352 | -4 | fpBGA | 484 | IND | 15.3K |
| LFEC15E-3F256I | 195 | -3 | fpBGA | 256 | IND | 15.3K |
| LFEC15E-4F256I | 195 | -4 | fpBGA | 256 | IND | 15.3K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC20E-3F672I | 400 | -3 | fpBGA | 672 | IND | 19.7K |
| LFEC20E-4F672I | 400 | -4 | fpBGA | 672 | IND | 19.7K |
| LFEC20E-3F484I | 360 | -3 | fpBGA | 484 | IND | 19.7K |
| LFEC20E-4F484I | 360 | -4 | fpBGA | 484 | IND | 19.7K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC33E-3F672I | 496 | -3 | fpBGA | 672 | IND | 32.8 |
| LFEC33E-4F672I | 496 | -4 | fpBGA | 672 | IND | 32.8 |
| LFEC33E-3F484I | 360 | -3 | fpBGA | 484 | IND | 32.8 |
| LFEC33E-4F484I | 360 | -4 | fpBGA | 484 | IND | 32.8 |

LatticeECP Industrial

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFECP6E-3F484I | 224 | -3 | fpBGA | 484 | IND | 6.1K |
| LFECP6E-4F484I | 224 | -4 | fpBGA | 484 | IND | 6.1K |
| LFECP6E-3F256I | 195 | -3 | fpBGA | 256 | IND | 6.1K |
| LFECP6E-4F256I | 195 | -4 | fpBGA | 256 | IND | 6.1K |
| LFECP6E-3Q208I | 147 | -3 | PQFP | 208 | IND | 6.1K |
| LFECP6E-4Q208I | 147 | -4 | PQFP | 208 | IND | 6.1K |
| LFECP6E-3T144I | 97 | -3 | TQFP | 144 | IND | 6.1K |
| LFECP6E-4T144I | 97 | -4 | TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP10E-3F484I | 288 | -3 | fpBGA | 484 | IND | 10.2K |
| LFECP10E-4F484I | 288 | -4 | fpBGA | 484 | IND | 10.2K |
| LFECP10E-3F256I | 195 | -3 | fpBGA | 256 | IND | 10.2K |
| LFECP10E-4F256I | 195 | -4 | fpBGA | 256 | IND | 10.2K |
| LFECP10E-3Q208I | 147 | -3 | PQFP | 208 | IND | 10.2K |
| LFECP10E-4Q208I | 147 | -4 | PQFP | 208 | IND | 10.2K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP15E-3F484I | 352 | -3 | fpBGA | 484 | IND | 15.3K |
| LFECP15E-4F484I | 352 | -4 | fpBGA | 484 | IND | 15.3K |
| LFECP15E-3F256I | 195 | -3 | fpBGA | 256 | IND | 15.3K |
| LFECP15E-4F256I | 195 | -4 | fpBGA | 256 | IND | 15.3K |

LatticeEC Industrial (Continued)

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC15E-3FN484I | 352 | -3 | Lead-Free fpBGA | 484 | IND | 15.3K |
| LFEC15E-4FN484I | 352 | -4 | Lead-Free fpBGA | 484 | IND | 15.3K |
| LFEC15E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 15.3K |
| LFEC15E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 15.3K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC20E-3FN672I | 400 | -3 | Lead-Free fpBGA | 672 | IND | 19.7K |
| LFEC20E-4FN672I | 400 | -4 | Lead-Free fpBGA | 672 | IND | 19.7K |
| LFEC20E-3FN484I | 400 | -3 | Lead-Free fpBGA | 484 | IND | 19.7K |
| LFEC20E-4FN484I | 400 | -4 | Lead-Free fpBGA | 484 | IND | 19.7K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC33E-3FN672I | 496 | -3 | Lead-Free fpBGA | 672 | IND | 32.8K |
| LFEC33E-4FN672I | 496 | -4 | Lead-Free fpBGA | 672 | IND | 32.8K |
| LFEC33E-3FN484I | 360 | -3 | Lead-Free fpBGA | 484 | IND | 32.8K |
| LFEC33E-4FN484I | 360 | -4 | Lead-Free fpBGA | 484 | IND | 32.8K |

LatticeECP Industrial

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|------|
| LFECP6E-3FN484I | 224 | -3 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFECP6E-4FN484I | 224 | -4 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFECP6E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFECP6E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFECP6E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFECP6E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFECP6E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 6.1K |
| LFECP6E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|------------------|------|-------|-----------------|------------|-------|-------|
| LFECP10E-3FN484I | 288 | -3 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFECP10E-4FN484I | 288 | -4 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFECP10E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFECP10E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFECP10E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 10.2K |
| LFECP10E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 10.2K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|------------------|------|-------|-----------------|------------|-------|-------|
| LFECP15E-3FN484I | 352 | -3 | Lead-Free fpBGA | 484 | IND | 15.3K |
| LFECP15E-4FN484I | 352 | -4 | Lead-Free fpBGA | 484 | IND | 15.3K |
| LFECP15E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 15.3K |
| LFECP15E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 15.3K |



LatticeECP/EC Family Data Sheet

Revision History

September 2012

Data Sheet DS1000

Revision History

| Date | Version | Section | Change Summary |
|-------------|---------|--------------------------------|---|
| June 2004 | 01.0 | — | Initial release. |
| August 2004 | 01.1 | Introduction | Added new device LFECP/LFEC33 in Table 1-1. |
| | | Architecture | Added New device LFECP/LFEC33 in Tables 2-9, 2-10 and 2-11. |
| | | DC & Switching Characteristics | Added New device LFECP/LFEC33 on Supply current (Standby) tables. |
| | | | Added New device LFECP/LFEC33 on Initialization Supply current tables. |
| | | Ordering Information | Added 33K Logic Capacity Device in Part Number Description section. |
| | | | Added EC33, ECP33 device: Industrial and Commercial to Part Number table. |
| | | | Corrected I/O counts in the part number tables for 100/144 TQFP and 208 PQFP packages to match Table 1-1 on page 1. |
| | | Introduction | Changed DDR333 (166MHz) to DDR400 (200MHz) |
| | | | Added “RSDS” offering to the Features list: Flexible I/O Buffer |
| | | Architecture | Added information about Secondary Clock Sources |
| | | | Added information about DCS |
| | | | Added a section on “Recommended Power-up Sequence” |
| | | | Updated Figure 2-24 “DQS Routing” |
| | | | Added DSP Block performance numbers to Table 2-11 |
| | | | Added another row for RSDS in Table 2-13 and Table 2-14 |
| | | DC & Switching Characteristics | Updated new timing numbers |
| | | | Added numbers to derating table |
| | | | Added DC conditions to RSDS table |
| | | | Changed LVDS Max. V_{CCIO} to 2.625 |
| | | | Added a row for RSDS in “Operating Condition” table |
| | | | Updated standby and initialization current table |
| | | | Added figure 3-12: sysConfig SPI port sequence |
| | | | Added DDR Timing Table and DDR Timings Figure 3-6 |
| | | Pinout Information | Added LFECP/EC6 to Pin Information |
| | | | Added LFECP/EC6 to Power Supply and NC Connections |
| | | | Added LFECP/EC6 144 TQFP Logic Signal Connections |
| | | | Added LFECP/EC6 208 PQFP Logic Signal Connections |
| | | | Added LFECP/EC6 256 fpBGA Logic Signal Connections |
| | | | Added LFECP/EC6 484 fpBGA Logic Signal Connections |
| | | Ordering Information | Added 33K Logic Capacity Device in Part Number Description section. |
| | | | Added Part Number table for Commercial EC33. |
| | | | Added Part Number table for Commercial ECP33. |
| | | | Added Part Number table for Industrial EC33. |
| | | | Added Part Number table for Industrial ECP33. |