

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 19700 |
| Total RAM Bits | 434176 |
| Number of I/O | 400 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec20e-5f672c |

Figure 2-5. Distributed Memory Primitives



ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

PFU Modes of Operation

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

Table 2-4. PFU Modes of Operation

| Logic | Ripple | RAM ¹ | ROM |
|-------------------------|-------------------|----------------------------|-------------|
| LUT 4x8 or MUX 2x1 x 8 | 2-bit Add x 4 | SPR16x2 x 4 DPR16x2 x 2 | ROM16x1 x 8 |
| LUT 5x4 or MUX 4x1 x 4 | 2-bit Sub x 4 | SPR16x4 x 2 DPR16x4 x 1 | ROM16x2 x 4 |
| LUT 6x 2 or MUX 8x1 x 2 | 2-bit Counter x 4 | SPR16x8 x 1 | ROM16x4 x 2 |
| LUT 7x1 or MUX 16x1 x 1 | 2-bit Comp x 4 | | ROM16x8 x 1 |

1. These modes are not available in PFF blocks

Table 2-5. PLL Signal Descriptions

| Signal | I/O | Description |
|--------------|-----|--|
| CLKI | I | Clock input from external pin or routing |
| CLKFB | I | PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic) |
| RST | I | "1" to reset PLL |
| CLKOS | O | PLL output clock to clock tree (phase shifted/duty cycle changed) |
| CLKOP | O | PLL output clock to clock tree (No phase shift) |
| CLKOK | O | PLL output to clock tree through secondary clock divider |
| LOCK | O | "1" indicates PLL LOCK to CLKI |
| DDAMODE | I | Dynamic Delay Enable. "1": Pin control (dynamic), "0": Fuse Control (static) |
| DDAIZR | I | Dynamic Delay Zero. "1": delay = 0, "0": delay = on |
| DDAILAG | I | Dynamic Delay Lag/Lead. "1": Lead, "0": Lag |
| DDAIDEL[2:0] | I | Dynamic Delay Input |
| DDAOZR | O | Dynamic Delay Zero Output |
| DDAOLAG | O | Dynamic Delay Lag/Lead Output |
| DDAODEL[2:0] | O | Dynamic Delay Output |

For more information about the PLL, please see the list of technical documentation at the end of this data sheet.

Dynamic Clock Select (DCS)

The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and outputs a clock signal without any glitches or runt pulses. This is achieved regardless of where the select signal is toggled. There are eight DCS blocks per device, located in pairs at the center of each side. Figure 2-13 illustrates the DCS Block Macro.


Figure 2-13. DCS Block Primitive


Figure 2-14 shows timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.


Table 2-7. Maximum Number of Elements in a Block

| Width of Multiply | x9 | x18 | x36 |
|-------------------|----|-----|-----|
| MULT | 8 | 4 | 1 |
| MAC | 2 | 2 | — |
| MULTADD | 4 | 2 | — |
| MULTADDSUM | 2 | 1 | — |

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift registers from previous operand registers. In addition by selecting “dynamic operation” in the ‘Signed/Unsigned’ options the operands can be switched between signed and unsigned on every cycle. Similarly by selecting ‘Dynamic operation’ in the ‘Add/Sub’ option the Accumulator can be switched between addition and subtraction on every cycle.

MULT sysDSP Element

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-19 shows the MULT sysDSP element.

Figure 2-19. MULT sysDSP Element


MAC sysDSP Element

In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-20 shows the MAC sysDSP element.

Signed and Unsigned with Different Widths

The DSP block supports different widths of signed and unsigned multipliers besides x9, x18 and x36 widths. For unsigned operands, unused upper data bits should be filled to create a valid x9, x18 or x36 operand. For signed two's complement operands, sign extension of the most significant bit should be performed until x9, x18 or x36 width is reached. Table 2-8 provides an example of this.

Table 2-8. An Example of Sign Extension

| Number | Unsigned | Unsigned 9-bit | Unsigned 18-bit | Signed | Two's Complement Signed 9-Bits | Two's Complement Signed 18-bits |
|--------|----------|----------------|--------------------|--------|--------------------------------|---------------------------------|
| +5 | 0101 | 000000101 | 000000000000000101 | 0101 | 000000101 | 000000000000000101 |
| -6 | 0110 | 000000110 | 000000000000000110 | 1010 | 111111010 | 111111111111111010 |

OVERFLOW Flag from MAC

The sysDSP block provides an overflow output to indicate that the accumulator has overflowed. When two unsigned numbers are added and the result is a smaller number than accumulator roll over is said to occur and overflow signal is indicated. When two positive numbers are added with a negative sum and when two negative numbers are added with a positive sum, then the accumulator “roll-over” is said to have occurred and an overflow signal is indicated. Note when overflow occurs the overflow flag is present for only one cycle. By counting these overflow pulses in FPGA logic, larger accumulators can be constructed. The conditions overflow signals for signed and unsigned operands are listed in Figure 2-23.

Figure 2-23. Accumulator Overflow/Underflow Conditions




Figure 2-27. Input Register DDR Waveforms





Figure 2-28. INDDRXB Primitive




Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sys/I/O buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-29 shows the diagram of the Output Register Block.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a D-type or latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-30 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.

Figure 2-34. LatticeECP/EC Banks



LatticeECP/EC devices contain two types of sysl/O buffer pairs.

1. **Top and Bottom sysl/O Buffer Pairs (Single-Ended Outputs Only)**

The sysl/O buffer pairs in the top and bottom banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The referenced input buffer can also be configured as a differential input.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Only the I/Os on the top and bottom banks have programmable PCI clamps. These I/O banks also support hot socketing with IDK less than 1mA. Note that the PCI clamp is enabled after V_{CC} , V_{CCAUX} and V_{CCIO} are at valid operating levels and the device has been configured.

2. **Left and Right sysl/O Buffer Pairs (Differential and Single-Ended Outputs)**

The sysl/O buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. The referenced input buffer can also be configured as a differential input. In these banks the two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Only the left and right banks have LVDS differential output drivers. See the I_{DK} specification for I/O leakage current during power-up.

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|--------------------|--|---|----------------------|------|----------------------|---------|
| I_{IL}, I_{IH}^1 | Input or I/O Leakage | $0 \leq V_{IN} \leq (V_{CCIO} - 0.2V)$ | — | — | 10 | μA |
| $I_{IH}^{1,3}$ | Input or I/O High Leakage | $(V_{CCIO} - 0.2V) \leq V_{IH} \leq 3.6V$ | — | — | 40 | μA |
| I_{PU} | I/O Active Pull-up Current | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$ | -30 | — | -150 | μA |
| I_{PD} | I/O Active Pull-down Current | $V_{IL}(\text{MAX}) \leq V_{IN} \leq V_{IH}(\text{MAX})$ | 30 | — | 150 | μA |
| I_{BHLs} | Bus Hold Low sustaining current | $V_{IN} = V_{IL}(\text{MAX})$ | 30 | — | — | μA |
| I_{BHHS} | Bus Hold High sustaining current | $V_{IN} = 0.7V_{CCIO}$ | -30 | — | — | μA |
| I_{BHLO} | Bus Hold Low Overdrive current | $0 \leq V_{IN} \leq V_{IH}(\text{MAX})$ | — | — | 150 | μA |
| I_{BHLH} | Bus Hold High Overdrive current | $0 \leq V_{IN} \leq V_{IH}(\text{MAX})$ | — | — | -150 | μA |
| V_{BHT} | Bus Hold trip Points | $0 \leq V_{IN} \leq V_{IH}(\text{MAX})$ | $V_{IL}(\text{MAX})$ | — | $V_{IH}(\text{MIN})$ | V |
| C1 | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = 1.2V$, $V_{IO} = 0$ to $V_{IH}(\text{MAX})$ | — | 8 | — | pf |
| C2 | Dedicated Input Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V$, $V_{CC} = 1.2V$, $V_{IO} = 0$ to $V_{IH}(\text{MAX})$ | — | 6 | — | pf |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2. $T_A = 25^\circ C$, $f = 1.0\text{MHz}$
3. For top and bottom general purpose I/O pins, when V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For left and right I/O banks, V_{IH} must be less than or equal to V_{CCIO} .

Derating Timing Tables

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst-case numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process, can be much better than the values given in the tables. To calculate logic timing numbers at a particular temperature and voltage multiply the noted numbers with the derating factors provided below.

The junction temperature for the FPGA depends on the power dissipation by the device, the package thermal characteristics (Θ_{JA}), and the ambient temperature, as calculated with the following equation:

$$T_{JMAX} = T_{AMAX} + (\text{Power} * \Theta_{JA})$$

The user must determine this temperature and then use it to determine the derating factor based on the following derating tables: T_J °C.

Table 3-5. Delay Derating Table for Internal Blocks

| T_J °C Commercial | T_J °C Industrial | Power Supply Voltage | | |
|------------------------|------------------------|----------------------|------|-------|
| | | 1.14V | 1.2V | 1.26V |
| — | -40 | 0.82 | 0.77 | 0.71 |
| — | -25 | 0.82 | 0.76 | 0.71 |
| 0 | 20 | 0.89 | 0.83 | 0.78 |
| 25 | 45 | 0.93 | 0.87 | 0.81 |
| 85 | 105 | 1.00 | 0.94 | 0.89 |

Timing Diagrams

PFU Timing Diagrams

Figure 3-6. Slice Single/Dual Port Write Cycle Timing





Figure 3-7. Slice Single /Dual Port Read Cycle Timing



Pin Information Summary

| | | LFEC1 | | | LFEC3 | | | | LFECP6/EC6 | | | | LFECP/EC10 | | |
|---|-----------|----------|----------|----------|----------|----------|----------|-----------|------------|----------|-----------|-----------|------------|-----------|-----------|
| Pin Type | | 100-TQFP | 144-TQFP | 208-PQFP | 100-TQFP | 144-TQFP | 208-PQFP | 256-fpBGA | 144-TQFP | 208-PQFP | 256-fpBGA | 484-fpBGA | 208-PQFP | 256-fpBGA | 484-fpBGA |
| Single Ended User I/O | | 67 | 97 | 112 | 67 | 97 | 145 | 160 | 97 | 147 | 195 | 224 | 147 | 195 | 288 |
| Differential Pair User I/O | | 29 | 46 | 56 | 29 | 46 | 72 | 80 | 46 | 72 | 97 | 112 | 72 | 97 | 144 |
| Configuration | Dedicated | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 |
| | Muxed | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 56 | 56 | 56 |
| TAP | | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 |
| Dedicated (total without supplies) | | 80 | 110 | 160 | 80 | 110 | 160 | 208 | 110 | 160 | 208 | 373 | 160 | 208 | 373 |
| V _{CC} | | 2 | 3 | 3 | 2 | 3 | 3 | 10 | 4 | 4 | 10 | 20 | 6 | 10 | 20 |
| V _{CCAUX} | | 2 | 2 | 2 | 4 | 4 | 4 | 4 | 2 | 4 | 2 | 12 | 4 | 2 | 12 |
| V _{CCPLL} | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| V _{CCIO} | Bank0 | 1 | 2 | 2 | 1 | 2 | 3 | 2 | 2 | 3 | 2 | 4 | 3 | 2 | 4 |
| | Bank1 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank2 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank3 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank4 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank5 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 3 | 2 | 4 | 3 | 2 | 4 |
| | Bank6 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank7 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 4 | 2 | 2 | 4 |
| GND, GND0-GND7 | | 8 | 13 | 13 | 8 | 13 | 16 | 20 | 14 | 18 | 20 | 44 | 20 | 20 | 44 |
| NC | | 0 | 2 | 51 | 0 | 2 | 9 | 35 | 0 | 4 | 0 | 139 | 0 | 0 | 75 |
| Single Ended/Differential I/O Pair per Bank | Bank 0 | 11/5 | 14/7 | 16/8 | 11/5 | 14/7 | 26/13 | 32/16 | 14/7 | 26/13 | 32/16 | 32/16 | 26/13 | 32/16 | 48/24 |
| | Bank 1 | 11/5 | 13/6 | 16/8 | 11/5 | 13/6 | 16/8 | 16/8 | 13/6 | 17/8 | 18/9 | 32/16 | 17/8 | 18/9 | 32/16 |
| | Bank 2 | 3/1 | 8/4 | 8/4 | 3/1 | 8/4 | 14/7 | 16/8 | 8/4 | 14/7 | 16/8 | 16/8 | 14/7 | 16/8 | 32/16 |
| | Bank 3 | 8/4 | 13/6 | 16/8 | 8/4 | 13/6 | 16/8 | 16/8 | 13/6 | 16/8 | 32/16 | 32/16 | 16/8 | 32/16 | 32/16 |
| | Bank 4 | 12/4 | 14/6 | 16/8 | 12/4 | 14/6 | 16/8 | 16/8 | 14/6 | 17/8 | 17/8 | 32/16 | 17/8 | 17/8 | 32/16 |
| | Bank 5 | 9/4 | 13/6 | 16/8 | 9/4 | 13/6 | 26/13 | 32/16 | 13/6 | 26/13 | 32/16 | 32/16 | 26/13 | 32/16 | 48/24 |
| | Bank 6 | 5/2 | 14/7 | 16/8 | 5/2 | 14/7 | 16/8 | 16/8 | 14/7 | 16/8 | 32/16 | 32/16 | 16/8 | 32/16 | 32/16 |
| | Bank 7 | 8/4 | 8/4 | 8/4 | 8/4 | 8/4 | 15/7 | 16/8 | 8/4 | 15/7 | 16/8 | 16/8 | 15/7 | 16/8 | 32/16 |
| V _{CCJ} | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFECP10/LFEC10 | | | | LFECP15/LFEC15 | | | |
|-------------|----------------|------|------|----------------|----------------|------|------|----------------|
| | Ball Function | Bank | LVDS | Dual Function | Ball Function | Bank | LVDS | Dual Function |
| P14 | PR35B | 3 | C | | PR43B | 3 | C | |
| P15 | PR35A | 3 | T | | PR43A | 3 | T | |
| R15 | PR34B | 3 | C | | PR42B | 3 | C | |
| R16 | PR34A | 3 | T | | PR42A | 3 | T | |
| M13 | PR33B | 3 | C | | PR41B | 3 | C | |
| M14 | PR33A | 3 | T | RDQS33 | PR41A | 3 | T | RDQS41 |
| P16 | PR32B | 3 | C | RLM0_PLLC_FB_A | PR40B | 3 | C | RLM0_PLLC_FB_A |
| GND | GND3 | 3 | | | GND3 | 3 | | |
| N16 | PR32A | 3 | T | RLM0_PLLT_FB_A | PR40A | 3 | T | RLM0_PLLT_FB_A |
| N15 | PR31B | 3 | C | RLM0_PLLC_IN_A | PR39B | 3 | C | RLM0_PLLC_IN_A |
| M15 | PR31A | 3 | T | RLM0_PLLT_IN_A | PR39A | 3 | T | RLM0_PLLT_IN_A |
| M16 | PR30B | 3 | C | DI/CSSPIN | PR38B | 3 | C | DI/CSSPIN |
| L16 | PR30A | 3 | T | DOUT/CSON | PR38A | 3 | T | DOUT/CSON |
| K16 | PR29B | 3 | C | BUSY/SISPI | PR37B | 3 | C | BUSY/SISPI |
| J16 | PR29A | 3 | T | D7/SPID0 | PR37A | 3 | T | D7/SPID0 |
| L12 | CFG2 | 3 | | | CFG2 | 3 | | |
| L14 | CFG1 | 3 | | | CFG1 | 3 | | |
| L13 | CFG0 | 3 | | | CFG0 | 3 | | |
| K13 | PROGRAMN | 3 | | | PROGRAMN | 3 | | |
| L15 | CCLK | 3 | | | CCLK | 3 | | |
| K15 | INITN | 3 | | | INITN | 3 | | |
| K14 | DONE | 3 | | | DONE | 3 | | |
| GND | GND3 | 3 | | | GND3 | 3 | | |
| H16 | PR27B | 3 | C | | PR31B | 3 | C | |
| - | - | - | | | GND3 | 3 | | |
| H15 | PR27A | 3 | T | | PR31A | 3 | T | |
| G16 | PR26B | 3 | C | | PR30B | 3 | C | |
| G15 | PR26A | 3 | T | | PR30A | 3 | T | |
| K12 | PR25B | 3 | C | | PR29B | 3 | C | |
| J12 | PR25A | 3 | T | | PR29A | 3 | T | |
| J14 | PR24B | 3 | C | | PR28B | 3 | C | |
| J15 | PR24A | 3 | T | RDQS24 | PR28A | 3 | T | RDQS28 |
| F16 | PR23B | 3 | C | | PR27B | 3 | C | |
| GND | GND3 | 3 | | | GND3 | 3 | | |
| F15 | PR23A | 3 | T | | PR27A | 3 | T | |
| J13 | PR22B | 3 | C | | PR26B | 3 | C | |
| H13 | PR22A | 3 | T | | PR26A | 3 | T | |
| H14 | PR21B | 3 | C | | PR25B | 3 | C | |
| G14 | PR21A | 3 | T | | PR25A | 3 | T | |
| E16 | PR20B | 3 | C | | PR24B | 3 | C | |
| E15 | PR20A | 3 | T | | PR24A | 3 | T | |
| H12 | PR18B | 2 | C | PCLKC2_0 | PR22B | 2 | C | PCLKC2_0 |
| GND | GND2 | 2 | | | GND2 | 2 | | |

LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)

| Ball Number | LFECP10/LFEC10 | | | | LFECP15/LFEC15 | | | |
|-------------|----------------|------|------|---------------|----------------|------|------|---------------|
| | Ball Function | Bank | LVDS | Dual Function | Ball Function | Bank | LVDS | Dual Function |
| G9 | GND | - | | | GND | - | | |
| H10 | GND | - | | | GND | - | | |
| H7 | GND | - | | | GND | - | | |
| H8 | GND | - | | | GND | - | | |
| H9 | GND | - | | | GND | - | | |
| J10 | GND | - | | | GND | - | | |
| J7 | GND | - | | | GND | - | | |
| J8 | GND | - | | | GND | - | | |
| J9 | GND | - | | | GND | - | | |
| K10 | GND | - | | | GND | - | | |
| K7 | GND | - | | | GND | - | | |
| K8 | GND | - | | | GND | - | | |
| K9 | GND | - | | | GND | - | | |
| T1 | GND | - | | | GND | - | | |
| T16 | GND | - | | | GND | - | | |
| E12 | VCC | - | | | VCC | - | | |
| E5 | VCC | - | | | VCC | - | | |
| E8 | VCC | - | | | VCC | - | | |
| M12 | VCC | - | | | VCC | - | | |
| M5 | VCC | - | | | VCC | - | | |
| M9 | VCC | - | | | VCC | - | | |
| B15 | VCCAUX | - | | | VCCAUX | - | | |
| R2 | VCCAUX | - | | | VCCAUX | - | | |
| F7 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| F8 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| F10 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| F9 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| G11 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| H11 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| J11 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| K11 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| L10 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| L9 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| L7 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| L8 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| J6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| K6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| G6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| H6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| F6 | VCC | - | | | VCC | - | | |
| F11 | VCC | - | | | VCC | - | | |
| L11 | VCC | - | | | VCC | - | | |
| L6 | VCC | - | | | VCC | - | | |

LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECP20/LFEC20 | | | | | LFECP/LFEC33 | | | | |
|----------------|---------------|------|-------|----------------|--------------|---------------|------|-------|----------------|
| Ball Number | Ball Function | Bank | LVD S | Dual Function | Ball Number | Ball Function | Bank | LVD S | Dual Function |
| V2 | PL41B | 6 | C | LLM0_PLLC_IN_A | V2 | PL53B | 6 | C | LLM0_PLLC_IN_A |
| U3 | PL42A | 6 | T | LLM0_PLLT_FB_A | U3 | PL54A | 6 | T | LLM0_PLLT_FB_A |
| V3 | PL42B | 6 | C | LLM0_PLLC_FB_A | V3 | PL54B | 6 | C | LLM0_PLLC_FB_A |
| U4 | PL43A | 6 | T | | U4 | PL55A | 6 | T | |
| V5 | PL43B | 6 | C | | V5 | PL55B | 6 | C | |
| W1 | PL44A | 6 | T | | W1 | PL56A | 6 | T | |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| W2 | PL44B | 6 | C | | W2 | PL56B | 6 | C | |
| Y1 | PL45A | 6 | T | LDQS45 | Y1 | PL57A | 6 | T | LDQS57 |
| Y2 | PL45B | 6 | C | | Y2 | PL57B | 6 | C | |
| AA1 | PL46A | 6 | T | | AA1 | PL58A | 6 | T | |
| AA2 | PL46B | 6 | C | | AA2 | PL58B | 6 | C | |
| W4 | PL47A | 6 | T | | W4 | PL59A | 6 | T | |
| V4 | PL47B | 6 | C | | V4 | PL59B | 6 | C | |
| W3 | PL48A | 6 | T | VREF1_6 | W3 | PL68A | 6 | T | VREF1_6 |
| Y3 | PL48B | 6 | C | VREF2_6 | Y3 | PL68B | 6 | C | VREF2_6 |
| GND | GND6 | 6 | | | GND | GND6 | 6 | | |
| GND | GND5 | 5 | | | GND | GND6 | 6 | | |
| GND | - | | | | GND | GND6 | 6 | | |
| GND | - | | | | GND | GND5 | 5 | | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| V7 | PB10A | 5 | T | | V7 | PB10A | 5 | T | |
| T6 | PB10B | 5 | C | | T6 | PB10B | 5 | C | |
| V8 | PB11A | 5 | T | | V8 | PB11A | 5 | T | |
| U7 | PB11B | 5 | C | | U7 | PB11B | 5 | C | |
| W5 | PB12A | 5 | T | | W5 | PB12A | 5 | T | |
| U6 | PB12B | 5 | C | | U6 | PB12B | 5 | C | |
| AA3 | PB13A | 5 | T | | AA3 | PB13A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB3 | PB13B | 5 | C | | AB3 | PB13B | 5 | C | |
| Y6 | PB14A | 5 | T | BDQS14 | Y6 | PB14A | 5 | T | BDQS14 |
| V6 | PB14B | 5 | C | | V6 | PB14B | 5 | C | |
| AA5 | PB15A | 5 | T | | AA5 | PB15A | 5 | T | |
| W6 | PB15B | 5 | C | | W6 | PB15B | 5 | C | |
| Y5 | PB16A | 5 | T | | Y5 | PB16A | 5 | T | |
| Y4 | PB16B | 5 | C | | Y4 | PB16B | 5 | C | |
| AA4 | PB17A | 5 | T | | AA4 | PB17A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB4 | PB17B | 5 | C | | AB4 | PB17B | 5 | C | |
| Y7 | PB18A | 5 | T | | Y7 | PB18A | 5 | T | |
| W8 | PB18B | 5 | C | | W8 | PB18B | 5 | C | |
| W7 | PB19A | 5 | T | | W7 | PB19A | 5 | T | |
| U8 | PB19B | 5 | C | | U8 | PB19B | 5 | C | |
| W9 | PB20A | 5 | T | | W9 | PB20A | 5 | T | |

LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECP20/LFEC20 | | | | | LFECP/LFEC33 | | | | |
|----------------|---------------|------|-------|----------------|--------------|---------------|------|-------|----------------|
| Ball Number | Ball Function | Bank | LVD S | Dual Function | Ball Number | Ball Function | Bank | LVD S | Dual Function |
| C22 | PR9A | 2 | T | RUM0_PLLT_FB_A | C22 | PR17A | 2 | T | RUM0_PLLT_FB_A |
| G19 | PR8B | 2 | C | RUM0_PLLC_IN_A | G19 | PR16B | 2 | C | RUM0_PLLC_IN_A |
| G18 | PR8A | 2 | T | RUM0_PLLT_IN_A | G18 | PR16A | 2 | T | RUM0_PLLT_IN_A |
| F20 | PR7B | 2 | C | | F20 | PR15B | 2 | C | |
| F19 | PR7A | 2 | T | | F19 | PR15A | 2 | T | |
| E20 | PR6B | 2 | C | | E20 | PR14B | 2 | C | |
| D20 | PR6A | 2 | T | RDQS6 | D20 | PR14A | 2 | T | RDQS14 |
| C21 | PR5B | 2 | C | | C21 | PR13B | 2 | C | |
| GND | - | - | | | GND | GND2 | 2 | | |
| C20 | PR5A | 2 | T | | C20 | PR13A | 2 | T | |
| F18 | PR4B | 2 | C | | F18 | PR12B | 2 | C | |
| E18 | PR4A | 2 | T | | E18 | PR12A | 2 | T | |
| B22 | PR3B | 2 | C | | B22 | PR11B | 2 | C | |
| B21 | PR3A | 2 | T | | B21 | PR11A | 2 | T | |
| GND | - | - | | | GND | GND2 | 2 | | |
| E19 | PR2B | 2 | C | VREF1_2 | E19 | PR2B | 2 | C | VREF1_2 |
| D19 | PR2A | 2 | T | VREF2_2 | D19 | PR2A | 2 | T | VREF2_2 |
| GND | GND2 | 2 | | | GND | GND2 | 2 | | |
| GND | GND1 | 1 | | | GND | GND1 | 1 | | |
| GND | - | - | | | GND | GND1 | 1 | | |
| G17 | PT57B | 1 | C | | G17 | PT57B | 1 | C | |
| GND | - | - | | | GND | GND1 | 1 | | |
| F17 | PT57A | 1 | T | | F17 | PT57A | 1 | T | |
| D18 | PT56B | 1 | C | | D18 | PT56B | 1 | C | |
| C18 | PT56A | 1 | T | | C18 | PT56A | 1 | T | |
| C19 | PT55B | 1 | C | | C19 | PT55B | 1 | C | |
| B20 | PT55A | 1 | T | | B20 | PT55A | 1 | T | |
| D17 | PT54B | 1 | C | | D17 | PT54B | 1 | C | |
| C16 | PT54A | 1 | T | TDQS54 | C16 | PT54A | 1 | T | TDQS54 |
| B19 | PT53B | 1 | C | | B19 | PT53B | 1 | C | |
| GND | GND1 | 1 | | | GND | GND1 | 1 | | |
| A20 | PT53A | 1 | T | | A20 | PT53A | 1 | T | |
| E17 | PT52B | 1 | C | | E17 | PT52B | 1 | C | |
| C17 | PT52A | 1 | T | | C17 | PT52A | 1 | T | |
| F16 | PT51B | 1 | C | | F16 | PT51B | 1 | C | |
| E16 | PT51A | 1 | T | | E16 | PT51A | 1 | T | |
| F15 | PT50B | 1 | C | | F15 | PT50B | 1 | C | |
| D16 | PT50A | 1 | T | | D16 | PT50A | 1 | T | |
| B18 | PT49B | 1 | C | | B18 | PT49B | 1 | C | |
| GND | GND1 | 1 | | | GND | GND1 | 1 | | |
| A19 | PT49A | 1 | T | | A19 | PT49A | 1 | T | |
| B17 | PT48B | 1 | C | | B17 | PT48B | 1 | C | |
| A18 | PT48A | 1 | T | | A18 | PT48A | 1 | T | |
| B16 | PT47B | 1 | C | | B16 | PT47B | 1 | C | |

LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFECP20/LFECP20 | | | | | LFECP/EC33 | | | | |
|-----------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| A5 | PT13B | 0 | C | | A5 | PT13B | 0 | C | |
| GND | GND0 | 0 | | | GND | GND0 | 0 | | |
| A4 | PT13A | 0 | T | | A4 | PT13A | 0 | T | |
| F9 | PT12B | 0 | C | | F9 | PT12B | 0 | C | |
| B6 | PT12A | 0 | T | | B6 | PT12A | 0 | T | |
| E9 | PT11B | 0 | C | | E9 | PT11B | 0 | C | |
| C8 | PT11A | 0 | T | | C8 | PT11A | 0 | T | |
| G8 | PT10B | 0 | C | | G8 | PT10B | 0 | C | |
| B5 | PT10A | 0 | T | | B5 | PT10A | 0 | T | |
| A3 | PT9B | 0 | C | | A3 | PT9B | 0 | C | |
| GND | GND0 | 0 | | | GND | GND0 | 0 | | |
| A2 | PT9A | 0 | T | | A2 | PT9A | 0 | T | |
| F8 | PT8B | 0 | C | | F8 | PT8B | 0 | C | |
| B4 | PT8A | 0 | T | | B4 | PT8A | 0 | T | |
| E8 | PT7B | 0 | C | | E8 | PT7B | 0 | C | |
| B3 | PT7A | 0 | T | | B3 | PT7A | 0 | T | |
| D8 | PT6B | 0 | C | | D8 | PT6B | 0 | C | |
| G7 | PT6A | 0 | T | TDQS6 | G7 | PT6A | 0 | T | TDQS6 |
| C4 | PT5B | 0 | C | | C4 | PT5B | 0 | C | |
| C5 | PT5A | 0 | T | | C5 | PT5A | 0 | T | |
| E7 | PT4B | 0 | C | | E7 | PT4B | 0 | C | |
| D4 | PT4A | 0 | T | | D4 | PT4A | 0 | T | |
| F7 | PT3B | 0 | C | | F7 | PT3B | 0 | C | |
| D6 | PT3A | 0 | T | | D6 | PT3A | 0 | T | |
| D7 | PT2B | 0 | C | | D7 | PT2B | 0 | C | |
| E6 | PT2A | 0 | T | | E6 | PT2A | 0 | T | |
| GND | GND0 | 0 | | | GND | GND0 | 0 | | |
| K10 | GND | - | | | K10 | GND | - | | |
| K11 | GND | - | | | K11 | GND | - | | |
| K12 | GND | - | | | K12 | GND | - | | |
| K13 | GND | - | | | K13 | GND | - | | |
| K14 | GND | - | | | K14 | GND | - | | |
| K15 | GND | - | | | K15 | GND | - | | |
| K16 | GND | - | | | K16 | GND | - | | |
| L10 | GND | - | | | L10 | GND | - | | |
| L11 | GND | - | | | L11 | GND | - | | |
| L12 | GND | - | | | L12 | GND | - | | |
| L13 | GND | - | | | L13 | GND | - | | |
| L14 | GND | - | | | L14 | GND | - | | |
| L15 | GND | - | | | L15 | GND | - | | |
| L16 | GND | - | | | L16 | GND | - | | |
| L17 | GND | - | | | L17 | GND | - | | |

LatticeEC Commercial (Continued)

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC10E-4F256C | 195 | -4 | fpBGA | 256 | COM | 10.2K |
| LFEC10E-5F256C | 195 | -5 | fpBGA | 256 | COM | 10.2K |
| LFEC10E-3Q208C | 147 | -3 | PQFP | 208 | COM | 10.2K |
| LFEC10E-4Q208C | 147 | -4 | PQFP | 208 | COM | 10.2K |
| LFEC10E-5Q208C | 147 | -5 | PQFP | 208 | COM | 10.2K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC15E-3F484C | 352 | -3 | fpBGA | 484 | COM | 15.3K |
| LFEC15E-4F484C | 352 | -4 | fpBGA | 484 | COM | 15.3K |
| LFEC15E-5F484C | 352 | -5 | fpBGA | 484 | COM | 15.3K |
| LFEC15E-3F256C | 195 | -3 | fpBGA | 256 | COM | 15.3K |
| LFEC15E-4F256C | 195 | -4 | fpBGA | 256 | COM | 15.3K |
| LFEC15E-5F256C | 195 | -5 | fpBGA | 256 | COM | 15.3K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC20E-3F672C | 400 | -3 | fpBGA | 672 | COM | 19.7K |
| LFEC20E-4F672C | 400 | -4 | fpBGA | 672 | COM | 19.7K |
| LFEC20E-5F672C | 400 | -5 | fpBGA | 672 | COM | 19.7K |
| LFEC20E-3F484C | 360 | -3 | fpBGA | 484 | COM | 19.7K |
| LFEC20E-4F484C | 360 | -4 | fpBGA | 484 | COM | 19.7K |
| LFEC20E-5F484C | 360 | -5 | fpBGA | 484 | COM | 19.7K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC33E-3F672C | 496 | -3 | fpBGA | 672 | COM | 32.8K |
| LFEC33E-4F672C | 496 | -4 | fpBGA | 672 | COM | 32.8K |
| LFEC33E-5F672C | 496 | -5 | fpBGA | 672 | COM | 32.8K |
| LFEC33E-3F484C | 360 | -3 | fpBGA | 484 | COM | 32.8K |
| LFEC33E-4F484C | 360 | -4 | fpBGA | 484 | COM | 32.8K |
| LFEC33E-5F484C | 360 | -5 | fpBGA | 484 | COM | 32.8K |

LatticeECP Commercial (Continued)

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP33E-3F484C | 360 | -3 | fpBGA | 484 | COM | 32.8K |
| LFECP33E-4F484C | 360 | -4 | fpBGA | 484 | COM | 32.8K |
| LFECP33E-5F484C | 360 | -5 | fpBGA | 484 | COM | 32.8K |

LatticeEC Industrial

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|---------------|------|-------|---------|------|-------|------|
| LFEC1E-3Q208I | 112 | -3 | PQFP | 208 | IND | 1.5K |
| LFEC1E-4Q208I | 112 | -4 | PQFP | 208 | IND | 1.5K |
| LFEC1E-3T144I | 97 | -3 | TQFP | 144 | IND | 1.5K |
| LFEC1E-4T144I | 97 | -4 | TQFP | 144 | IND | 1.5K |
| LFEC1E-3T100I | 67 | -3 | TQFP | 100 | IND | 1.5K |
| LFEC1E-4T100I | 67 | -4 | TQFP | 100 | IND | 1.5K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|---------------|------|-------|---------|------|-------|------|
| LFEC3E-3F256I | 160 | -3 | fpBGA | 256 | IND | 3.1K |
| LFEC3E-4F256I | 160 | -4 | fpBGA | 256 | IND | 3.1K |
| LFEC3E-3Q208I | 145 | -3 | PQFP | 208 | IND | 3.1K |
| LFEC3E-4Q208I | 145 | -4 | PQFP | 208 | IND | 3.1K |
| LFEC3E-3T144I | 97 | -3 | TQFP | 144 | IND | 3.1K |
| LFEC3E-4T144I | 97 | -4 | TQFP | 144 | IND | 3.1K |
| LFEC3E-3T100I | 67 | -3 | TQFP | 100 | IND | 3.1K |
| LFEC3E-4T100I | 67 | -4 | TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|---------------|------|-------|---------|------|-------|------|
| LFEC6E-3F484I | 224 | -3 | fpBGA | 484 | IND | 6.1K |
| LFEC6E-4F484I | 224 | -4 | fpBGA | 484 | IND | 6.1K |
| LFEC6E-3F256I | 195 | -3 | fpBGA | 256 | IND | 6.1K |
| LFEC6E-4F256I | 195 | -4 | fpBGA | 256 | IND | 6.1K |
| LFEC6E-3Q208I | 147 | -3 | PQFP | 208 | IND | 6.1K |
| LFEC6E-4Q208I | 147 | -4 | PQFP | 208 | IND | 6.1K |
| LFEC6E-3T144I | 97 | -3 | TQFP | 144 | IND | 6.1K |
| LFEC6E-4T144I | 97 | -4 | TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFEC10E-3F484I | 288 | -3 | fpBGA | 484 | IND | 10.2K |
| LFEC10E-4F484I | 288 | -4 | fpBGA | 484 | IND | 10.2K |
| LFEC10E-3F256I | 195 | -3 | fpBGA | 256 | IND | 10.2K |
| LFEC10E-4F256I | 195 | -4 | fpBGA | 256 | IND | 10.2K |
| LFEC10E-3 P208I | 147 | -3 | PQFP | 208 | IND | 10.2K |
| LFEC10E-4 P208I | 147 | -4 | PQFP | 208 | IND | 10.2K |

LatticeECP Industrial (Continued)

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP20E-3F672I | 400 | -3 | fpBGA | 672 | IND | 19.7K |
| LFECP20E-4F672I | 400 | -4 | fpBGA | 672 | IND | 19.7K |
| LFECP20E-3F484I | 360 | -3 | fpBGA | 484 | IND | 19.7K |
| LFECP20E-4F484I | 360 | -4 | fpBGA | 484 | IND | 19.7K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP33E-3F672I | 496 | -3 | fpBGA | 672 | IND | 32.8K |
| LFECP33E-4F672I | 496 | -4 | fpBGA | 672 | IND | 32.8K |
| LFECP33E-3F484I | 360 | -3 | fpBGA | 484 | IND | 32.8K |
| LFECP33E-4F484I | 360 | -4 | fpBGA | 484 | IND | 32.8K |

LatticeECP Commercial (Continued)

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|------------------|------|-------|-----------------|------------|-------|-------|
| LFECP33E-3FN484C | 360 | -3 | Lead-Free fpBGA | 484 | COM | 32.8K |
| LFECP33E-4FN484C | 360 | -4 | Lead-Free fpBGA | 484 | COM | 32.8K |
| LFECP33E-5FN484C | 360 | -5 | Lead-Free fpBGA | 484 | COM | 32.8K |

LatticeEC Industrial

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|----------------|------------|-------|------|
| LFEC1E-3QN208I | 112 | -3 | Lead-Free PQFP | 208 | IND | 1.5K |
| LFEC1E-4QN208I | 112 | -4 | Lead-Free PQFP | 208 | IND | 1.5K |
| LFEC1E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 1.5K |
| LFEC1E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 1.5K |
| LFEC1E-3TN100I | 67 | -3 | Lead-Free TQFP | 100 | IND | 1.5K |
| LFEC1E-4TN100I | 67 | -4 | Lead-Free TQFP | 100 | IND | 1.5K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC3E-3FN256I | 160 | -3 | Lead-Free fpBGA | 256 | IND | 3.1K |
| LFEC3E-4FN256I | 160 | -4 | Lead-Free fpBGA | 256 | IND | 3.1K |
| LFEC3E-3QN208I | 145 | -3 | Lead-Free PQFP | 208 | IND | 3.1K |
| LFEC3E-4QN208I | 145 | -4 | Lead-Free PQFP | 208 | IND | 3.1K |
| LFEC3E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 3.1K |
| LFEC3E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 3.1K |
| LFEC3E-3TN100I | 67 | -3 | Lead-Free TQFP | 100 | IND | 3.1K |
| LFEC3E-4TN100I | 67 | -4 | Lead-Free TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC6E-3FN484I | 224 | -3 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFEC6E-4FN484I | 224 | -4 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFEC6E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFEC6E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFEC6E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFEC6E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFEC6E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 6.1K |
| LFEC6E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC10E-3FN484I | 288 | -3 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFEC10E-4FN484I | 288 | -4 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFEC10E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFEC10E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFEC10E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 10.2K |
| LFEC10E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 10.2K |

| Date | Version | Section | Change Summary |
|----------------|---------|--------------------------------|--|
| September 2005 | 02.0 | Architecture | sysIO section has been updated. |
| | | DC & Switching Characteristics | Recommended Operating Conditions has been updated with V _{CCPLL} . |
| | | | DC Electrical Characteristics table has been updated |
| | | | Removed 5V Tolerant Input Buffer section. |
| | | | Register-to-Register performance table has been updated (rev. G 0.28). |
| | | | LatticeECP/EC External Switching Characteristics table has been updated (rev. G 0.28). |
| | | | LatticeECP/EC Internal Switching Characteristics table has been updated (rev. G 0.28). |
| | | | LatticeECP/EC Family Timing Adders have been updated (rev. G 0.28). |
| | | | sysCLOCK PLL timing table has been updated (rev. G 0.28) |
| | | Pinout Information | Signal Description table has been updated with V _{CCPLL} . |
| November 2005 | 02.1 | DC & Switching Characteristics | Pin-to-Pin Performance table has been updated (G 0.30) - 4:1MUX, 8:1MUX, 16:1MUX, 32:1MUX Register-to-Register Performance (G 0.30) - No timing number changes. |
| | | | External Switching Characteristics (G 0.30) - No timing number changes. |
| | | | Internal Switching Characteristics (G 0.30) -t _{SUP_DSP} , t _{HP_DSP} , t _{SUO_DSP} , t _{HO_DSP} , t _{COI_DSP} , t _{COD_DSP} numbers have been updated. |
| | | | Family Timing Adders (G 0.30) - No timing number changes. |
| | | | sysCLOCK PLL Timing (G 0.30) - No timing number changes. |
| | | | sysCONFIG Port Timing Specifications (G 0.30) - No timing number changes. |
| | | | Master Clock (G 0.30) - No timing number changes. |
| | | | JTAG Port Timing Specification (G 0.30) - No timing number changes. |
| | | Ordering Information | Added 208-PQFP lead-free part numbers. |
| March 2006 | 02.2 | DC & Switching Characteristics | Added footnote 3. to V _{CCAUX} in the Recommended Operating Conditions table. |
| January 2007 | 02.3 | Architecture | EBR Asynchronous Reset section added. |
| February 2007 | 02.4 | Architecture | Updated EBR Asynchronous Reset section. |
| | | | Updated Maximum Number of Elements in a Block table - MAC value for x9 changed to 2. |
| May 2007 | 02.5 | Architecture | Updated text in Ripple Mode section. |
| November 2007 | 02.6 | DC & Switching Characteristics | Added JTAG Port Waveforms diagram. |
| | | | Updated t _{RST} timing information in the sysCLOCK PLL Timing table. |
| | | Pinout Information | Added Thermal Management text section. |
| | | Supplemental Information | Updated title list. |
| February 2008 | 02.7 | DC & Switching Characteristics | Read/Write Mode (Normal) and Read/Write Mode with Input and Output Registers waveforms in the EBR Memory Timing Diagrams section have been updated. |
| September 2012 | 02.8 | All | Updated document with new corporate logo. |