



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 3100 |
| Total RAM Bits | 56320 |
| Number of I/O | 145 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec3e-4qn208i |

Figure 2-4. Slice Diagram




Table 2-1. Slice Signal Descriptions

| Function | Type | Signal Names | Description |
|----------|------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0 | Multipurpose Input |
| Input | Multi-purpose | M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCIN | Fast Carry In ¹ |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register Outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice |
| Output | Inter-PFU signal | FCO | For the right most PFU the fast carry chain output ¹ |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.

Input Register Block

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-26 shows the diagram of the input register block.


Input signals are fed from the sysI/O buffer to the input register block (as signal DI). If desired the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, reduces input-register hold-time requirement when using a global clock.

The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.

Figure 2-27 shows the input register waveforms for DDR operation and Figure 2-28 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.

Figure 2-26. Input Register Diagram



Typical Building Block Function Performance

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function | -5 Timing | Units |
|------------------------|-----------|-------|
| Basic Functions | | |
| 16-bit decoder | 5.5 | ns |
| 32-bit decoder | 6.9 | ns |
| 64-bit decoder | 7.1 | ns |
| 4:1 MUX | 4.3 | ns |
| 8:1 MUX | 4.7 | ns |
| 16:1 MUX | 5.0 | ns |
| 32:1 MUX | 5.5 | ns |

Register-to-Register Performance¹

| Function | -5 Timing | Units |
|-------------------------------------|-----------|-------|
| Basic Functions | | |
| 16 bit decoder | 410 | MHz |
| 32 bit decoder | 283 | MHz |
| 64 bit decoder | 272 | MHz |
| 4:1 MUX | 613 | MHz |
| 8:1 MUX | 565 | MHz |
| 16:1 MUX | 526 | MHz |
| 32:1 MUX | 442 | MHz |
| 8-bit adder | 363 | MHz |
| 16-bit adder | 353 | MHz |
| 64-bit adder | 196 | MHz |
| 16-bit counter | 414 | MHz |
| 32-bit counter | 317 | MHz |
| 64-bit counter | 216 | MHz |
| 64-bit accumulator | 178 | MHz |
| Embedded Memory Functions | | |
| 256x36 Single Port RAM | 280 | MHz |
| 512x18 True-Dual Port RAM | 280 | MHz |
| Distributed Memory Functions | | |
| 16x2 Single Port RAM | 460 | MHz |
| 64x2 Single Port RAM | 375 | MHz |
| 128x4 Single Port RAM | 294 | MHz |
| 32x2 Pseudo-Dual Port RAM | 392 | MHz |
| 64x4 Pseudo-Dual Port RAM | 332 | MHz |
| DSP Function² | | |
| 9x9 Pipelined Multiply/Accumulate | 242 | MHz |
| 18x18 Pipelined Multiply/Accumulate | 238 | MHz |
| 36x36 Pipelined Multiply | 235 | MHz |


1. These timing numbers were generated using the ispLEVER design tool. Exact performance may vary with design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Applies to LatticeECP devices only.

Timing v.G 0.30


EBR Memory Timing Diagrams

Figure 3-8. Read/Write Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-9. Read/Write Mode with Input and Output Registers



LatticeECP/EC Family Timing Adders^{1, 2, 3}
Over Recommended Operating Conditions

| Buffer Type | Description | -5 | -4 | -3 | Units |
|-------------------------|--------------------------------|-------|-------|-------|-------|
| Input Adjusters | | | | | |
| LVDS25 | LVDS | 0.41 | 0.50 | 0.58 | ns |
| BLVDS25 | BLVDS | 0.41 | 0.50 | 0.58 | ns |
| LVPECL33 | LVPECL | 0.50 | 0.60 | 0.70 | ns |
| HSTL18_I | HSTL_18 class I | 0.41 | 0.49 | 0.57 | ns |
| HSTL18_II | HSTL_18 class II | 0.41 | 0.49 | 0.57 | ns |
| HSTL18_III | HSTL_18 class III | 0.41 | 0.49 | 0.57 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.37 | 0.44 | 0.52 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.37 | 0.44 | 0.52 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.37 | 0.44 | 0.52 | ns |
| HSTL15_I | HSTL_15 class I | 0.40 | 0.48 | 0.56 | ns |
| HSTL15_III | HSTL_15 class III | 0.40 | 0.48 | 0.56 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.37 | 0.44 | 0.51 | ns |
| HSTL15D_III | Differential HSTL 15 class III | 0.37 | 0.44 | 0.51 | ns |
| SSTL33_I | SSTL_3 class I | 0.46 | 0.55 | 0.64 | ns |
| SSTL33_II | SSTL_3 class II | 0.46 | 0.55 | 0.64 | ns |
| SSTL33D_I | Differential SSTL_3 class I | 0.39 | 0.47 | 0.55 | ns |
| SSTL33D_II | Differential SSTL_3 class II | 0.39 | 0.47 | 0.55 | ns |
| SSTL25_I | SSTL_2 class I | 0.43 | 0.51 | 0.60 | ns |
| SSTL25_II | SSTL_2 class II | 0.43 | 0.51 | 0.60 | ns |
| SSTL25D_I | Differential SSTL_2 class I | 0.38 | 0.45 | 0.53 | ns |
| SSTL25D_II | Differential SSTL_2 class II | 0.38 | 0.45 | 0.53 | ns |
| SSTL18_I | SSTL_18 class I | 0.40 | 0.48 | 0.56 | ns |
| SSTL18D_I | Differential SSTL_18 class I | 0.37 | 0.44 | 0.51 | ns |
| LVTTTL33 | LVTTTL | 0.07 | 0.09 | 0.10 | ns |
| LVC MOS33 | LVC MOS 3.3 | 0.07 | 0.09 | 0.10 | ns |
| LVC MOS25 | LVC MOS 2.5 | 0.00 | 0.00 | 0.00 | ns |
| LVC MOS18 | LVC MOS 1.8 | 0.07 | 0.09 | 0.10 | ns |
| LVC MOS15 | LVC MOS 1.5 | 0.24 | 0.29 | 0.33 | ns |
| LVC MOS12 | LVC MOS 1.2 | 1.27 | 1.52 | 1.77 | ns |
| PCI33 | PCI | 0.07 | 0.09 | 0.10 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 E | 0.12 | 0.14 | 0.17 | ns |
| LVDS25 | LVDS 2.5 | -0.44 | -0.53 | -0.62 | ns |
| BLVDS25 | BLVDS 2.5 | 0.33 | 0.40 | 0.46 | ns |
| LVPECL33 | LVPECL 3.3 | 0.20 | 0.24 | 0.28 | ns |
| HSTL18_I | HSTL_18 class I | -0.10 | -0.12 | -0.14 | ns |
| HSTL18_II | HSTL_18 class II | 0.06 | 0.07 | 0.08 | ns |
| HSTL18_III | HSTL_18 class III | 0.15 | 0.19 | 0.22 | ns |
| HSTL18D_I | Differential HSTL 18 class I | -0.10 | -0.12 | -0.14 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.06 | 0.07 | 0.08 | ns |
| HSTL18D_III | Differential HSTL 18 class III | 0.15 | 0.19 | 0.22 | ns |
| HSTL15_I | HSTL_15 class I | 0.08 | 0.10 | 0.11 | ns |

LatticeECP/EC sysCONFIG Port Timing Specifications (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Min. | Typ. | Max. | Units |
|---------------------|---|----------|------|----------|-------|
| t _{SOE} | CSSPIN Active Setup Time | 300 | | — | ns |
| t _{CSPID} | CSSPIN Low to First Clock Edge Setup Time | 300+3cyc | | 600+6cyc | ns |
| f _{MAXSPI} | Max Frequency for SPI | — | | 25 | MHz |
| t _{SUSPI} | SOSPI Data Setup Time Before CCLK | 7 | | — | ns |
| t _{HSPI} | SOSPI Data Hold Time After CCLK | 1 | | — | ns |

Timing v.G 0.30

Master Clock

| Clock Mode | Min. | Typ. | Max. | Units |
|------------|------|------|------|-------|
| 2.5MHz | 1.75 | 2.5 | 3.25 | MHz |
| 5 MHz | 3.78 | 5.4 | 7.02 | MHz |
| 10 MHz | 7 | 10 | 13 | MHz |
| 15 MHz | 10.5 | 15 | 19.5 | MHz |
| 20 MHz | 14 | 20 | 26 | MHz |
| 25 MHz | 18.2 | 26 | 33.8 | MHz |
| 30 MHz | 21 | 30 | 39 | MHz |
| 35 MHz | 23.8 | 34 | 44.2 | MHz |
| 40 MHz | 28.7 | 41 | 53.3 | MHz |
| 45 MHz | 31.5 | 45 | 58.5 | MHz |
| 50 MHz | 35.7 | 51 | 66.3 | MHz |
| 55 MHz | 38.5 | 55 | 71.5 | MHz |
| 60 MHz | 42 | 60 | 78 | MHz |
| Duty Cycle | 40 | — | 60 | % |

Timing v.G 0.30

Pin Information Summary

| Pin Type | | LFEC1 | | | LFEC3 | | | | LFECP6/EC6 | | | | LFECP/EC10 | | |
|--|-----------|----------|----------|----------|----------|----------|----------|-----------|------------|----------|-----------|-----------|------------|-----------|-----------|
| | | 100-TQFP | 144-TQFP | 208-PQFP | 100-TQFP | 144-TQFP | 208-PQFP | 256-fpBGA | 144-TQFP | 208-PQFP | 256-fpBGA | 484-fpBGA | 208-PQFP | 256-fpBGA | 484-fpBGA |
| Single Ended User I/O | | 67 | 97 | 112 | 67 | 97 | 145 | 160 | 97 | 147 | 195 | 224 | 147 | 195 | 288 |
| Differential Pair User I/O | | 29 | 46 | 56 | 29 | 46 | 72 | 80 | 46 | 72 | 97 | 112 | 72 | 97 | 144 |
| Configu-ration | Dedicated | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 | 13 |
| | Muxed | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 48 | 56 | 56 | 56 |
| TAP | | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 |
| Dedicated (total without supplies) | | 80 | 110 | 160 | 80 | 110 | 160 | 208 | 110 | 160 | 208 | 373 | 160 | 208 | 373 |
| V _{CC} | | 2 | 3 | 3 | 2 | 3 | 3 | 10 | 4 | 4 | 10 | 20 | 6 | 10 | 20 |
| V _{CCAUX} | | 2 | 2 | 2 | 4 | 4 | 4 | 4 | 2 | 4 | 2 | 12 | 4 | 2 | 12 |
| V _{CCPLL} | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| V _{CCIO} | Bank0 | 1 | 2 | 2 | 1 | 2 | 3 | 2 | 2 | 3 | 2 | 4 | 3 | 2 | 4 |
| | Bank1 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank2 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank3 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank4 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank5 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 3 | 2 | 4 | 3 | 2 | 4 |
| | Bank6 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 2 | 4 |
| | Bank7 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 4 | 2 | 2 | 4 |
| GND, GND0-GND7 | | 8 | 13 | 13 | 8 | 13 | 16 | 20 | 14 | 18 | 20 | 44 | 20 | 20 | 44 |
| NC | | 0 | 2 | 51 | 0 | 2 | 9 | 35 | 0 | 4 | 0 | 139 | 0 | 0 | 75 |
| Single Ended/Differen-tial I/O Pair per Bank | Bank 0 | 11/5 | 14/7 | 16/8 | 11/5 | 14/7 | 26/13 | 32/16 | 14/7 | 26/13 | 32/16 | 32/16 | 26/13 | 32/16 | 48/24 |
| | Bank 1 | 11/5 | 13/6 | 16/8 | 11/5 | 13/6 | 16/8 | 16/8 | 13/6 | 17/8 | 18/9 | 32/16 | 17/8 | 18/9 | 32/16 |
| | Bank 2 | 3/1 | 8/4 | 8/4 | 3/1 | 8/4 | 14/7 | 16/8 | 8/4 | 14/7 | 16/8 | 16/8 | 14/7 | 16/8 | 32/16 |
| | Bank 3 | 8/4 | 13/6 | 16/8 | 8/4 | 13/6 | 16/8 | 16/8 | 13/6 | 16/8 | 32/16 | 32/16 | 16/8 | 32/16 | 32/16 |
| | Bank 4 | 12/4 | 14/6 | 16/8 | 12/4 | 14/6 | 16/8 | 16/8 | 14/6 | 17/8 | 17/8 | 32/16 | 17/8 | 17/8 | 32/16 |
| | Bank 5 | 9/4 | 13/6 | 16/8 | 9/4 | 13/6 | 26/13 | 32/16 | 13/6 | 26/13 | 32/16 | 32/16 | 26/13 | 32/16 | 48/24 |
| | Bank 6 | 5/2 | 14/7 | 16/8 | 5/2 | 14/7 | 16/8 | 16/8 | 14/7 | 16/8 | 32/16 | 32/16 | 16/8 | 32/16 | 32/16 |
| | Bank 7 | 8/4 | 8/4 | 8/4 | 8/4 | 8/4 | 15/7 | 16/8 | 8/4 | 15/7 | 16/8 | 16/8 | 15/7 | 16/8 | 32/16 |
| V _{CCJ} | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

LFEC1, LFEC3 Logic Signal Connections: 100 TQFP

| Pin Number | LFEC1 | | | | LFEC3 | | | |
|------------|--------------|------|------|----------------|--------------|------|------|----------------|
| | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 1* | GND0 GND7 | - | | | GND0 GND7 | - | | |
| 2 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 3 | PL2A | 7 | T | VREF2_7 | PL2A | 7 | T | VREF2_7 |
| 4 | PL2B | 7 | C | VREF1_7 | PL2B | 7 | C | VREF1_7 |
| 5 | PL3A | 7 | T | | PL7A | 7 | T | |
| 6 | PL3B | 7 | C | | PL7B | 7 | C | |
| 7 | PL4A | 7 | T | | PL8A | 7 | T | |
| 8 | PL4B | 7 | C | | PL8B | 7 | C | |
| 9 | PL5A | 7 | T | PCLKT7_0 | PL9A | 7 | T | PCLKT7_0 |
| 10 | PL5B | 7 | C | PCLKC7_0 | PL9B | 7 | C | PCLKC7_0 |
| 11 | XRES | 6 | | | XRES | 6 | | |
| 12 | VCC | - | | | VCC | - | | |
| 13 | TCK | 6 | | | TCK | 6 | | |
| 14 | GND | - | | | GND | - | | |
| 15 | TDI | 6 | | | TDI | 6 | | |
| 16 | TMS | 6 | | | TMS | 6 | | |
| 17 | TDO | 6 | | | TDO | 6 | | |
| 18 | VCCJ | 6 | | | VCCJ | 6 | | |
| 19 | PL7A | 6 | T | LLM0_PLLT_IN_A | PL11A | 6 | T | LUM0_PLLT_IN_A |
| 20 | PL7B | 6 | C | LLM0_PLLC_IN_A | PL11B | 6 | C | LUM0_PLLC_IN_A |
| 21 | PL8A | 6 | T | LLM0_PLLT_FB_A | PL12A | 6 | T | LUM0_PLLT_FB_A |
| 22 | PL8B | 6 | C | LLM0_PLLC_FB_A | PL12B | 6 | C | LUM0_PLLC_FB_A |
| 23 | PL14A | 6 | | VREF1_6 | PL18A | 6 | | VREF1_6 |
| 24 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 25* | GND5 GND6 | - | | | GND5 GND6 | - | | |
| 26 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 27 | PB2A | 5 | T | | PB10A | 5 | T | |
| 28 | PB2B | 5 | C | | PB10B | 5 | C | |
| 29 | PB3A | 5 | T | | PB11A | 5 | T | |
| 30 | PB3B | 5 | C | | PB11B | 5 | C | |
| 31 | PB6A | 5 | | BDQS6 | PB14A | 5 | | BDQS14 |
| 32 | PB8A | 5 | T | VREF2_5 | PB16A | 5 | T | VREF2_5 |
| 33 | PB8B | 5 | C | VREF1_5 | PB16B | 5 | C | VREF1_5 |
| 34 | PB9A | 5 | T | PCLKT5_0 | PB17A | 5 | T | PCLKT5_0 |
| 35 | GND5 | 5 | | | GND5 | 5 | | |
| 36 | PB9B | 5 | C | PCLKC5_0 | PB17B | 5 | C | PCLKC5_0 |
| 37 | VCCAUX | - | | | VCCAUX | - | | |
| 38 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| 39 | PB10A | 4 | T | WRITEN | PB18A | 4 | T | WRITEN |
| 40 | PB10B | 4 | C | CS1N | PB18B | 4 | C | CS1N |

LFEC1, LFEC3, LFECP/EC6 Logic Signal Connections: 144 TQFP

| Pin Number | LFEC1 | | | | LFEC3 | | | | LFECP6/EC6 | | | |
|------------|--------------|------|-------|----------------|--------------|------|-------|----------------|--------------|------|-------|----------------|
| | Pin Function | Bank | LVD S | Dual Function | Pin Function | Bank | LVD S | Dual Function | Pin Function | Bank | LVD S | Dual Function |
| 1 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 2 | PL2A | 7 | T | VREF2_7 | PL2A | 7 | T | VREF2_7 | PL2A | 7 | T | VREF2_7 |
| 3 | PL2B | 7 | C | VREF1_7 | PL2B | 7 | C | VREF1_7 | PL2B | 7 | C | VREF1_7 |
| 4 | PL3A | 7 | T | | PL7A | 7 | T | | PL7A | 7 | T | |
| 5 | PL3B | 7 | C | | PL7B | 7 | C | | PL7B | 7 | C | |
| 6 | PL4A | 7 | T | | PL8A | 7 | T | | PL8A | 7 | T | |
| 7 | PL4B | 7 | C | | PL8B | 7 | C | | PL8B | 7 | C | |
| 8 | PL5A | 7 | T | PCLKT7_0 | PL9A | 7 | T | PCLKT7_0 | PL9A | 7 | T | PCLKT7_0 |
| 9 | PL5B | 7 | C | PCLKC7_0 | PL9B | 7 | C | PCLKC7_0 | PL9B | 7 | C | PCLKC7_0 |
| 10 | XRES | 6 | | | XRES | 6 | | | XRES | 6 | | |
| 11 | NC | - | | | NC | - | | | VCC | - | | |
| 12 | NC | - | | | NC | - | | | GND | - | | |
| 13 | VCC | - | | | VCC | - | | | VCC | - | | |
| 14 | TCK | 6 | | | TCK | 6 | | | TCK | 6 | | |
| 15 | GND | - | | | GND | - | | | GND | - | | |
| 16 | TDI | 6 | | | TDI | 6 | | | TDI | 6 | | |
| 17 | TMS | 6 | | | TMS | 6 | | | TMS | 6 | | |
| 18 | TDO | 6 | | | TDO | 6 | | | TDO | 6 | | |
| 19 | VCCJ | 6 | | | VCCJ | 6 | | | VCCJ | 6 | | |
| 20 | PL7A | 6 | T | LLM0_PLLT_IN_A | PL11A | 6 | T | LLM0_PLLT_IN_A | PL20A | 6 | T | LLM0_PLLT_IN_A |
| 21 | PL7B | 6 | C | LLM0_PLLC_IN_A | PL11B | 6 | C | LLM0_PLLC_IN_A | PL20B | 6 | C | LLM0_PLLC_IN_A |
| 22 | PL8A | 6 | T | LLM0_PLLT_FB_A | PL12A | 6 | T | LLM0_PLLT_FB_A | PL21A | 6 | T | LLM0_PLLT_FB_A |
| 23 | PL8B | 6 | C | LLM0_PLLC_FB_A | PL12B | 6 | C | LLM0_PLLC_FB_A | PL21B | 6 | C | LLM0_PLLC_FB_A |
| 24 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 25 | PL9A | 6 | T | | PL13A | 6 | T | | PL22A | 6 | T | |
| 26 | PL9B | 6 | C | | PL13B | 6 | C | | PL22B | 6 | C | |
| 27 | PL10A | 6 | T | | PL14A | 6 | T | | PL23A | 6 | T | |
| 28 | GND6 | 6 | | | GND6 | 6 | | | GND6 | 6 | | |
| 29 | PL10B | 6 | C | | PL14B | 6 | C | | PL23B | 6 | C | |
| 30 | PL11A | 6 | T | LDQS11 | PL15A | 6 | T | LDQS15 | PL24A | 6 | T | LDQS24 |
| 31 | PL11B | 6 | C | | PL15B | 6 | C | | PL24B | 6 | C | |
| 32 | PL12A | 6 | T | | PL16A | 6 | T | | PL25A | 6 | T | |
| 33 | PL12B | 6 | C | | PL16B | 6 | C | | PL25B | 6 | C | |
| 34 | PL14A | 6 | T | VREF1_6 | PL18A | 6 | T | VREF1_6 | PL27A | 6 | T | VREF1_6 |
| 35 | PL14B | 6 | C | VREF2_6 | PL18B | 6 | C | VREF2_6 | PL27B | 6 | C | VREF2_6 |
| 36 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 37* | GND5 GND6 | - | | | GND5 GND6 | - | | | GND5 GND6 | - | | |
| 38 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 39 | PB2A | 5 | T | | PB10A | 5 | T | | PB10A | 5 | T | |
| 40 | PB2B | 5 | C | | PB10B | 5 | C | | PB10B | 5 | C | |
| 41 | PB3A | 5 | T | | PB11A | 5 | T | | PB11A | 5 | T | |
| 42 | PB3B | 5 | C | | PB11B | 5 | C | | PB11B | 5 | C | |
| 43 | PB5B | 5 | | | PB13B | 5 | | | PB13B | 5 | | |
| 44 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| 45 | PB6A | 5 | T | BDQS6 | PB14A | 5 | T | BDQS14 | PB14A | 5 | T | BDQS14 |
| 46 | PB6B | 5 | C | | PB14B | 5 | C | | PB14B | 5 | C | |
| 47 | PB7A | 5 | T | | PB15A | 5 | T | | PB15A | 5 | T | |
| 48 | PB7B | 5 | C | | PB15B | 5 | C | | PB15B | 5 | C | |
| 49 | PB8A | 5 | T | VREF2_5 | PB16A | 5 | T | VREF2_5 | PB16A | 5 | T | VREF2_5 |

LFEC1, LFEC3 Logic Signal Connections: 208 PQFP

| Pin Number | LFEC1 | | | | LFEC3 | | | |
|------------|--------------|------|------|----------------|--------------|------|------|----------------|
| | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 1* | GND0 GND7 | - | | | GND0 GND7 | - | | |
| 2 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| 3 | PL2A | 7 | T | VREF2_7 | PL2A | 7 | T | VREF2_7 |
| 4 | PL2B | 7 | C | VREF1_7 | PL2B | 7 | C | VREF1_7 |
| 5 | NC | - | | | NC | - | | |
| 6 | NC | - | | | NC | - | | |
| 7 | NC | - | | | PL3B | 7 | | |
| 8 | NC | - | | | PL4A | 7 | T | |
| 9 | NC | - | | | PL4B | 7 | C | |
| 10 | NC | - | | | PL5A | 7 | T | |
| 11 | NC | - | | | PL5B | 7 | C | |
| 12 | NC | - | | | PL6A | 7 | T | LDQS6 |
| 13 | NC | - | | | VCCIO7 | 7 | | |
| 14 | NC | - | | | PL6B | 7 | C | |
| 15 | PL3A | 7 | T | | PL7A | 7 | T | |
| 16 | PL3B | 7 | C | | PL7B | 7 | C | |
| 17 | PL4A | 7 | T | | PL8A | 7 | T | |
| 18 | NC | - | | | NC | - | | |
| 19 | PL4B | 7 | C | | PL8B | 7 | C | |
| 20 | PL5A | 7 | T | PCLKT7_0 | PL9A | 7 | T | PCLKT7_0 |
| 21 | PL5B | 7 | C | PCLKC7_0 | PL9B | 7 | C | PCLKC7_0 |
| 22 | NC | - | | | VCCAUX | - | | |
| 23 | XRES | 6 | | | XRES | 6 | | |
| 24 | NC | - | | | NC | - | | |
| 25 | NC | - | | | NC | - | | |
| 26 | VCC | - | | | VCC | - | | |
| 27 | TCK | 6 | | | TCK | 6 | | |
| 28 | GND | - | | | GND | - | | |
| 29 | TDI | 6 | | | TDI | 6 | | |
| 30 | TMS | 6 | | | TMS | 6 | | |
| 31 | TDO | 6 | | | TDO | 6 | | |
| 32 | VCCJ | 6 | | | VCCJ | 6 | | |
| 33 | PL7A | 6 | T | LLM0_PLLT_IN_A | PL11A | 6 | T | LLM0_PLLT_IN_A |
| 34 | PL7B | 6 | C | LLM0_PLLC_IN_A | PL11B | 6 | C | LLM0_PLLC_IN_A |
| 35 | PL8A | 6 | T | LLM0_PLLT_FB_A | PL12A | 6 | T | LLM0_PLLT_FB_A |
| 36 | PL8B | 6 | C | LLM0_PLLC_FB_A | PL12B | 6 | C | LLM0_PLLC_FB_A |
| 37 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| 38 | PL9A | 6 | T | | PL13A | 6 | T | |
| 39 | PL9B | 6 | C | | PL13B | 6 | C | |
| 40 | PL10A | 6 | T | | PL14A | 6 | T | |
| 41 | GND6 | 6 | | | GND6 | 6 | | |
| 42 | PL10B | 6 | C | | PL14B | 6 | C | |

LFEC1, LFEC3 Logic Signal Connections: 208 PQFP (Cont.)

| Pin Number | LFEC1 | | | | LFEC3 | | | |
|------------|--------------|------|------|---------------|--------------|------|------|---------------|
| | Pin Function | Bank | LVDS | Dual Function | Pin Function | Bank | LVDS | Dual Function |
| 169 | PT13A | 1 | T | | PT21A | 1 | T | |
| 170 | PT12B | 1 | C | | PT20B | 1 | C | |
| 171 | PT12A | 1 | T | | PT20A | 1 | T | |
| 172 | PT11B | 1 | C | VREF2_1 | PT19B | 1 | C | VREF2_1 |
| 173 | PT11A | 1 | T | VREF1_1 | PT19A | 1 | T | VREF1_1 |
| 174 | PT10B | 1 | C | | PT18B | 1 | C | |
| 175 | PT10A | 1 | T | | PT18A | 1 | T | |
| 176 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| 177 | VCCAUX | - | | | VCCAUX | - | | |
| 178 | PT9B | 0 | C | PCLKC0_0 | PT17B | 0 | C | PCLKC0_0 |
| 179 | GND0 | 0 | | | GND0 | 0 | | |
| 180 | PT9A | 0 | T | PCLKT0_0 | PT17A | 0 | T | PCLKT0_0 |
| 181 | PT8B | 0 | C | VREF1_0 | PT16B | 0 | C | VREF1_0 |
| 182 | PT8A | 0 | T | VREF2_0 | PT16A | 0 | T | VREF2_0 |
| 183 | PT7B | 0 | C | | PT15B | 0 | C | |
| 184 | PT7A | 0 | T | | PT15A | 0 | T | |
| 185 | PT6B | 0 | C | | PT14B | 0 | C | |
| 186 | PT6A | 0 | T | TDQS6 | PT14A | 0 | T | TDQS14 |
| 187 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| 188 | PT5B | 0 | C | | PT13B | 0 | C | |
| 189 | NC | - | | | GND0 | 0 | | |
| 190 | PT5A | 0 | T | | PT13A | 0 | T | |
| 191 | PT4B | 0 | C | | PT12B | 0 | C | |
| 192 | PT4A | 0 | T | | PT12A | 0 | T | |
| 193 | PT3B | 0 | C | | PT11B | 0 | C | |
| 194 | PT3A | 0 | T | | PT11A | 0 | T | |
| 195 | PT2B | 0 | C | | PT10B | 0 | C | |
| 196 | PT2A | 0 | T | | PT10A | 0 | T | |
| 197 | NC | - | | | VCCIO0 | 0 | | |
| 198 | NC | - | | | PT6B | 0 | C | |
| 199 | NC | - | | | PT6A | 0 | T | TDQS6 |
| 200 | NC | - | | | PT5B | 0 | C | |
| 201 | NC | - | | | PT5A | 0 | T | |
| 202 | NC | - | | | PT4B | 0 | C | |
| 203 | NC | - | | | PT4A | 0 | T | |
| 204 | NC | - | | | PT3B | 0 | C | |
| 205 | NC | - | | | PT3A | 0 | T | |
| 206 | NC | - | | | PT2B | 0 | C | |
| 207 | NC | - | | | PT2A | 0 | T | |
| 208 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |

* Double bonded to the pin.

**LFECP/EC6, LFECP/EC10, LFECP/EC15 Logic Signal Connections:
 484 fpBGA (Cont.)**

| LFECP6/LFEC6 | | | | | LFECP10/LFEC10 | | | | | LFECP/LFEC15 | | | | |
|--------------|---------------|------|------|---------------|----------------|---------------|------|------|---------------|--------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| V7 | NC | - | | | V7 | PB2A | 5 | T | | V7 | PB2A | 5 | T | |
| T6 | NC | - | | | T6 | PB2B | 5 | C | | T6 | PB2B | 5 | C | |
| V8 | NC | - | | | V8 | PB3A | 5 | T | | V8 | PB3A | 5 | T | |
| U7 | NC | - | | | U7 | PB3B | 5 | C | | U7 | PB3B | 5 | C | |
| W5 | NC | - | | | W5 | PB4A | 5 | T | | W5 | PB4A | 5 | T | |
| U6 | NC | - | | | U6 | PB4B | 5 | C | | U6 | PB4B | 5 | C | |
| AA3 | NC | - | | | AA3 | PB5A | 5 | T | | AA3 | PB5A | 5 | T | |
| AB3 | NC | - | | | AB3 | PB5B | 5 | C | | AB3 | PB5B | 5 | C | |
| Y6 | NC | - | | | Y6 | PB6A | 5 | T | BDQS6 | Y6 | PB6A | 5 | T | BDQS6 |
| V6 | NC | - | | | V6 | PB6B | 5 | C | | V6 | PB6B | 5 | C | |
| AA5 | NC | - | | | AA5 | PB7A | 5 | T | | AA5 | PB7A | 5 | T | |
| W6 | NC | - | | | W6 | PB7B | 5 | C | | W6 | PB7B | 5 | C | |
| Y5 | NC | - | | | Y5 | PB8A | 5 | T | | Y5 | PB8A | 5 | T | |
| Y4 | NC | - | | | Y4 | PB8B | 5 | C | | Y4 | PB8B | 5 | C | |
| AA4 | NC | - | | | AA4 | PB9A | 5 | T | | AA4 | PB9A | 5 | T | |
| GND | - | - | | | GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB4 | NC | - | | | AB4 | PB9B | 5 | C | | AB4 | PB9B | 5 | C | |
| Y7 | PB2A | 5 | T | | Y7 | PB10A | 5 | T | | Y7 | PB10A | 5 | T | |
| W8 | PB2B | 5 | C | | W8 | PB10B | 5 | C | | W8 | PB10B | 5 | C | |
| W7 | PB3A | 5 | T | | W7 | PB11A | 5 | T | | W7 | PB11A | 5 | T | |
| U8 | PB3B | 5 | C | | U8 | PB11B | 5 | C | | U8 | PB11B | 5 | C | |
| W9 | PB4A | 5 | T | | W9 | PB12A | 5 | T | | W9 | PB12A | 5 | T | |
| U9 | PB4B | 5 | C | | U9 | PB12B | 5 | C | | U9 | PB12B | 5 | C | |
| Y8 | PB5A | 5 | T | | Y8 | PB13A | 5 | T | | Y8 | PB13A | 5 | T | |
| GND | - | - | | | GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| Y9 | PB5B | 5 | C | | Y9 | PB13B | 5 | C | | Y9 | PB13B | 5 | C | |
| V9 | PB6A | 5 | T | BDQS6 | V9 | PB14A | 5 | T | BDQS14 | V9 | PB14A | 5 | T | BDQS14 |
| T9 | PB6B | 5 | C | | T9 | PB14B | 5 | C | | T9 | PB14B | 5 | C | |
| W10 | PB7A | 5 | T | | W10 | PB15A | 5 | T | | W10 | PB15A | 5 | T | |
| U10 | PB7B | 5 | C | | U10 | PB15B | 5 | C | | U10 | PB15B | 5 | C | |
| V10 | PB8A | 5 | T | | V10 | PB16A | 5 | T | | V10 | PB16A | 5 | T | |
| T10 | PB8B | 5 | C | | T10 | PB16B | 5 | C | | T10 | PB16B | 5 | C | |
| AA6 | PB9A | 5 | T | | AA6 | PB17A | 5 | T | | AA6 | PB17A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB5 | PB9B | 5 | C | | AB5 | PB17B | 5 | C | | AB5 | PB17B | 5 | C | |
| AA8 | PB10A | 5 | T | | AA8 | PB18A | 5 | T | | AA8 | PB18A | 5 | T | |
| AA7 | PB10B | 5 | C | | AA7 | PB18B | 5 | C | | AA7 | PB18B | 5 | C | |
| AB6 | PB11A | 5 | T | | AB6 | PB19A | 5 | T | | AB6 | PB19A | 5 | T | |
| AB7 | PB11B | 5 | C | | AB7 | PB19B | 5 | C | | AB7 | PB19B | 5 | C | |
| Y10 | PB12A | 5 | T | | Y10 | PB20A | 5 | T | | Y10 | PB20A | 5 | T | |
| W11 | PB12B | 5 | C | | W11 | PB20B | 5 | C | | W11 | PB20B | 5 | C | |
| AB8 | PB13A | 5 | T | | AB8 | PB21A | 5 | T | | AB8 | PB21A | 5 | T | |
| GND | GND5 | 5 | | | GND | GND5 | 5 | | | GND | GND5 | 5 | | |
| AB9 | PB13B | 5 | C | | AB9 | PB21B | 5 | C | | AB9 | PB21B | 5 | C | |
| AA10 | PB14A | 5 | T | BDQS14 | AA10 | PB22A | 5 | T | BDQS22 | AA10 | PB22A | 5 | T | BDQS22 |
| AA9 | PB14B | 5 | C | | AA9 | PB22B | 5 | C | | AA9 | PB22B | 5 | C | |
| Y11 | PB15A | 5 | T | | Y11 | PB23A | 5 | T | | Y11 | PB23A | 5 | T | |
| AA11 | PB15B | 5 | C | | AA11 | PB23B | 5 | C | | AA11 | PB23B | 5 | C | |
| V11 | PB16A | 5 | T | VREF2_5 | V11 | PB24A | 5 | T | VREF2_5 | V11 | PB24A | 5 | T | VREF2_5 |

LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECP20/LFEC20 | | | | | LFECP/LFEC33 | | | | |
|----------------|---------------|------|----------|---------------|--------------|---------------|------|----------|---------------|
| Ball Number | Ball Function | Bank | LVD S | Dual Function | Ball Number | Ball Function | Bank | LVD S | Dual Function |
| K16 | VCC | - | | | K16 | VCC | - | | |
| K17 | VCC | - | | | K17 | VCC | - | | |
| K6 | VCC | - | | | K6 | VCC | - | | |
| K7 | VCC | - | | | K7 | VCC | - | | |
| L17 | VCC | - | | | L17 | VCC | - | | |
| L6 | VCC | - | | | L6 | VCC | - | | |
| M17 | VCC | - | | | M17 | VCC | - | | |
| M6 | VCC | - | | | M6 | VCC | - | | |
| N16 | VCC | - | | | N16 | VCC | - | | |
| N17 | VCC | - | | | N17 | VCC | - | | |
| N6 | VCC | - | | | N6 | VCC | - | | |
| N7 | VCC | - | | | N7 | VCC | - | | |
| P16 | VCC | - | | | P16 | VCC | - | | |
| P7 | VCC | - | | | P7 | VCC | - | | |
| G11 | VCCIO0 | 0 | | | G11 | VCCIO0 | 0 | | |
| H10 | VCCIO0 | 0 | | | H10 | VCCIO0 | 0 | | |
| H11 | VCCIO0 | 0 | | | H11 | VCCIO0 | 0 | | |
| H9 | VCCIO0 | 0 | | | H9 | VCCIO0 | 0 | | |
| G12 | VCCIO1 | 1 | | | G12 | VCCIO1 | 1 | | |
| H12 | VCCIO1 | 1 | | | H12 | VCCIO1 | 1 | | |
| H13 | VCCIO1 | 1 | | | H13 | VCCIO1 | 1 | | |
| H14 | VCCIO1 | 1 | | | H14 | VCCIO1 | 1 | | |
| J15 | VCCIO2 | 2 | | | J15 | VCCIO2 | 2 | | |
| K15 | VCCIO2 | 2 | | | K15 | VCCIO2 | 2 | | |
| L15 | VCCIO2 | 2 | | | L15 | VCCIO2 | 2 | | |
| L16 | VCCIO2 | 2 | | | L16 | VCCIO2 | 2 | | |
| M15 | VCCIO3 | 3 | | | M15 | VCCIO3 | 3 | | |
| M16 | VCCIO3 | 3 | | | M16 | VCCIO3 | 3 | | |
| N15 | VCCIO3 | 3 | | | N15 | VCCIO3 | 3 | | |
| P15 | VCCIO3 | 3 | | | P15 | VCCIO3 | 3 | | |
| R12 | VCCIO4 | 4 | | | R12 | VCCIO4 | 4 | | |
| R13 | VCCIO4 | 4 | | | R13 | VCCIO4 | 4 | | |
| R14 | VCCIO4 | 4 | | | R14 | VCCIO4 | 4 | | |
| T12 | VCCIO4 | 4 | | | T12 | VCCIO4 | 4 | | |
| R10 | VCCIO5 | 5 | | | R10 | VCCIO5 | 5 | | |
| R11 | VCCIO5 | 5 | | | R11 | VCCIO5 | 5 | | |
| R9 | VCCIO5 | 5 | | | R9 | VCCIO5 | 5 | | |
| T11 | VCCIO5 | 5 | | | T11 | VCCIO5 | 5 | | |
| M7 | VCCIO6 | 6 | | | M7 | VCCIO6 | 6 | | |
| M8 | VCCIO6 | 6 | | | M8 | VCCIO6 | 6 | | |
| N8 | VCCIO6 | 6 | | | N8 | VCCIO6 | 6 | | |
| P8 | VCCIO6 | 6 | | | P8 | VCCIO6 | 6 | | |
| J8 | VCCIO7 | 7 | | | J8 | VCCIO7 | 7 | | |
| K8 | VCCIO7 | 7 | | | K8 | VCCIO7 | 7 | | |

LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECP20/LFEC20 | | | | | LFECP/LFEC33 | | | | |
|----------------|------------------|------|----------|---------------|--------------|---------------|------|----------|---------------|
| Ball Number | Ball Function | Bank | LVD S | Dual Function | Ball Number | Ball Function | Bank | LVD S | Dual Function |
| L7 | VCCIO7 | 7 | | | L7 | VCCIO7 | 7 | | |
| L8 | VCCIO7 | 7 | | | L8 | VCCIO7 | 7 | | |
| G15 | VCCAUX | - | | | G15 | VCCAUX | - | | |
| G16 | VCCAUX | - | | | G16 | VCCAUX | - | | |
| G7 | VCCAUX | - | | | G7 | VCCAUX | - | | |
| G8 | VCCAUX | - | | | G8 | VCCAUX | - | | |
| H16 | VCCAUX | - | | | H16 | VCCAUX | - | | |
| H7 | VCCAUX | - | | | H7 | VCCAUX | - | | |
| R16 | VCCAUX | - | | | R16 | VCCAUX | - | | |
| R7 | VCCAUX | - | | | R7 | VCCAUX | - | | |
| T15 | VCCAUX | - | | | T15 | VCCAUX | - | | |
| T16 | VCCAUX | - | | | T16 | VCCAUX | - | | |
| T7 | VCCAUX | - | | | T7 | VCCAUX | - | | |
| T8 | VCCAUX | - | | | T8 | VCCAUX | - | | |
| J6 | VCC ¹ | - | | | J6 | VCCPLL | - | | |
| J17 | VCC ¹ | - | | | J17 | VCCPLL | - | | |
| P6 | VCC ¹ | - | | | P6 | VCCPLL | - | | |
| P17 | VCC ¹ | - | | | P17 | VCCPLL | - | | |
| A2 | NC | - | | | A2 | NC | - | | |
| AB2 | NC | - | | | AB2 | NC | - | | |
| A21 | NC | - | | | A21 | NC | - | | |

 1. Tied to V_{CCPLL}.

LFCEP/EC20, LFCEP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFCEP/EC20 | | | | | LFCEP/EC33 | | | | |
|-------------|---------------|------|------|----------------|-------------|---------------|------|------|----------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| L24 | PR17A | 2 | T | | L24 | PR29A | 2 | T | |
| K25 | PR16B | 2 | C | | K25 | PR28B | 2 | C | |
| J25 | PR16A | 2 | T | | J25 | PR28A | 2 | T | |
| J26 | PR15B | 2 | C | | J26 | PR27B | 2 | C | |
| H26 | PR15A | 2 | T | | H26 | PR27A | 2 | T | |
| H25 | PR14B | 2 | C | | H25 | PR26B | 2 | C | |
| GND | GND2 | 2 | | | GND | GND2 | 2 | | |
| J24 | PR14A | 2 | T | | J24 | PR26A | 2 | T | |
| K21 | PR13B | 2 | C | | K21 | PR25B | 2 | C | |
| K22 | PR13A | 2 | T | | K22 | PR25A | 2 | T | |
| K20 | PR12B | 2 | C | | K20 | PR24B | 2 | C | |
| J20 | PR12A | 2 | T | | J20 | PR24A | 2 | T | |
| K23 | PR11B | 2 | C | | K23 | PR23B | 2 | C | |
| K24 | PR11A | 2 | T | | K24 | PR23A | 2 | T | RDQS23 |
| J21 | NC | - | | | J21 | PR22B | 2 | C | |
| - | - | - | | | GND | GND2 | 2 | | |
| J22 | NC | - | | | J22 | PR22A | 2 | T | |
| J23 | NC | - | | | J23 | PR21B | 2 | C | |
| H22 | NC | - | | | H22 | PR21A | 2 | T | |
| G26 | NC | - | | | G26 | PR20B | 2 | C | |
| F26 | NC | - | | | F26 | PR20A | 2 | T | |
| E26 | NC | - | | | E26 | PR19B | 2 | C | |
| E25 | NC | - | | | E25 | PR19A | 2 | T | |
| F25 | PR9B | 2 | C | RUM0_PLLC_FB_A | F25 | PR17B | 2 | C | RUM0_PLLC_FB_A |
| GND | GND2 | 2 | | | GND | GND2 | 2 | | |
| G25 | PR9A | 2 | T | RUM0_PLLT_FB_A | G25 | PR17A | 2 | T | RUM0_PLLT_FB_A |
| H23 | PR8B | 2 | C | RUM0_PLLC_IN_A | H23 | PR16B | 2 | C | RUM0_PLLC_IN_A |
| H24 | PR8A | 2 | T | RUM0_PLLT_IN_A | H24 | PR16A | 2 | T | RUM0_PLLT_IN_A |
| H21 | PR7B | 2 | C | | H21 | PR15B | 2 | C | |
| G21 | PR7A | 2 | T | | G21 | PR15A | 2 | T | |
| D26 | PR6B | 2 | C | | D26 | PR14B | 2 | C | |
| D25 | PR6A | 2 | T | RDQS6 | D25 | PR14A | 2 | T | RDQS14 |
| F21 | PR5B | 2 | C | | F21 | PR13B | 2 | C | |
| - | - | - | | | GND | GND2 | 2 | | |
| G22 | PR5A | 2 | T | | G22 | PR13A | 2 | T | |
| G24 | PR4B | 2 | C | | G24 | PR12B | 2 | C | |
| G23 | PR4A | 2 | T | | G23 | PR12A | 2 | T | |
| C26 | PR3B | 2 | C | | C26 | PR11B | 2 | C | |
| C25 | PR3A | 2 | T | | C25 | PR11A | 2 | T | |
| F24 | NC | - | | | F24 | PR9B | 2 | C | |
| - | - | - | | | GND | GND2 | 2 | | |
| F23 | NC | - | | | F23 | PR9A | 2 | T | |

LFCEP/EC20, LFCEP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFCEP/EC20 | | | | | LFCEP/EC33 | | | | |
|-------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| M10 | GND | - | | | M10 | GND | - | | |
| M11 | GND | - | | | M11 | GND | - | | |
| M12 | GND | - | | | M12 | GND | - | | |
| M13 | GND | - | | | M13 | GND | - | | |
| M14 | GND | - | | | M14 | GND | - | | |
| M15 | GND | - | | | M15 | GND | - | | |
| M16 | GND | - | | | M16 | GND | - | | |
| M17 | GND | - | | | M17 | GND | - | | |
| N10 | GND | - | | | N10 | GND | - | | |
| N11 | GND | - | | | N11 | GND | - | | |
| N12 | GND | - | | | N12 | GND | - | | |
| N13 | GND | - | | | N13 | GND | - | | |
| N14 | GND | - | | | N14 | GND | - | | |
| N15 | GND | - | | | N15 | GND | - | | |
| N16 | GND | - | | | N16 | GND | - | | |
| N17 | GND | - | | | N17 | GND | - | | |
| P10 | GND | - | | | P10 | GND | - | | |
| P11 | GND | - | | | P11 | GND | - | | |
| P12 | GND | - | | | P12 | GND | - | | |
| P13 | GND | - | | | P13 | GND | - | | |
| P14 | GND | - | | | P14 | GND | - | | |
| P15 | GND | - | | | P15 | GND | - | | |
| P16 | GND | - | | | P16 | GND | - | | |
| P17 | GND | - | | | P17 | GND | - | | |
| R10 | GND | - | | | R10 | GND | - | | |
| R11 | GND | - | | | R11 | GND | - | | |
| R12 | GND | - | | | R12 | GND | - | | |
| R13 | GND | - | | | R13 | GND | - | | |
| R14 | GND | - | | | R14 | GND | - | | |
| R15 | GND | - | | | R15 | GND | - | | |
| R16 | GND | - | | | R16 | GND | - | | |
| R17 | GND | - | | | R17 | GND | - | | |
| T10 | GND | - | | | T10 | GND | - | | |
| T11 | GND | - | | | T11 | GND | - | | |
| T12 | GND | - | | | T12 | GND | - | | |
| T13 | GND | - | | | T13 | GND | - | | |
| T14 | GND | - | | | T14 | GND | - | | |
| T15 | GND | - | | | T15 | GND | - | | |
| T16 | GND | - | | | T16 | GND | - | | |
| T17 | GND | - | | | T17 | GND | - | | |
| U10 | GND | - | | | U10 | GND | - | | |
| U11 | GND | - | | | U11 | GND | - | | |

LFCEP/EC20, LFCEP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

| LFCEP/EC20 | | | | | LFCEP/EC33 | | | | |
|-------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| J14 | VCCIO1 | 1 | | | J14 | VCCIO1 | 1 | | |
| J15 | VCCIO1 | 1 | | | J15 | VCCIO1 | 1 | | |
| J16 | VCCIO1 | 1 | | | J16 | VCCIO1 | 1 | | |
| J17 | VCCIO1 | 1 | | | J17 | VCCIO1 | 1 | | |
| K17 | VCCIO2 | 2 | | | K17 | VCCIO2 | 2 | | |
| K18 | VCCIO2 | 2 | | | K18 | VCCIO2 | 2 | | |
| L18 | VCCIO2 | 2 | | | L18 | VCCIO2 | 2 | | |
| M18 | VCCIO2 | 2 | | | M18 | VCCIO2 | 2 | | |
| N18 | VCCIO2 | 2 | | | N18 | VCCIO2 | 2 | | |
| N19 | VCCIO2 | 2 | | | N19 | VCCIO2 | 2 | | |
| P18 | VCCIO3 | 3 | | | P18 | VCCIO3 | 3 | | |
| P19 | VCCIO3 | 3 | | | P19 | VCCIO3 | 3 | | |
| R18 | VCCIO3 | 3 | | | R18 | VCCIO3 | 3 | | |
| R19 | VCCIO3 | 3 | | | R19 | VCCIO3 | 3 | | |
| T18 | VCCIO3 | 3 | | | T18 | VCCIO3 | 3 | | |
| U18 | VCCIO3 | 3 | | | U18 | VCCIO3 | 3 | | |
| V14 | VCCIO4 | 4 | | | V14 | VCCIO4 | 4 | | |
| V15 | VCCIO4 | 4 | | | V15 | VCCIO4 | 4 | | |
| V16 | VCCIO4 | 4 | | | V16 | VCCIO4 | 4 | | |
| V17 | VCCIO4 | 4 | | | V17 | VCCIO4 | 4 | | |
| W14 | VCCIO4 | 4 | | | W14 | VCCIO4 | 4 | | |
| W15 | VCCIO4 | 4 | | | W15 | VCCIO4 | 4 | | |
| V10 | VCCIO5 | 5 | | | V10 | VCCIO5 | 5 | | |
| V11 | VCCIO5 | 5 | | | V11 | VCCIO5 | 5 | | |
| V12 | VCCIO5 | 5 | | | V12 | VCCIO5 | 5 | | |
| V13 | VCCIO5 | 5 | | | V13 | VCCIO5 | 5 | | |
| W12 | VCCIO5 | 5 | | | W12 | VCCIO5 | 5 | | |
| W13 | VCCIO5 | 5 | | | W13 | VCCIO5 | 5 | | |
| P8 | VCCIO6 | 6 | | | P8 | VCCIO6 | 6 | | |
| P9 | VCCIO6 | 6 | | | P9 | VCCIO6 | 6 | | |
| R8 | VCCIO6 | 6 | | | R8 | VCCIO6 | 6 | | |
| R9 | VCCIO6 | 6 | | | R9 | VCCIO6 | 6 | | |
| T9 | VCCIO6 | 6 | | | T9 | VCCIO6 | 6 | | |
| U9 | VCCIO6 | 6 | | | U9 | VCCIO6 | 6 | | |
| K9 | VCCIO7 | 7 | | | K9 | VCCIO7 | 7 | | |
| L9 | VCCIO7 | 7 | | | L9 | VCCIO7 | 7 | | |
| M8 | VCCIO7 | 7 | | | M8 | VCCIO7 | 7 | | |
| M9 | VCCIO7 | 7 | | | M9 | VCCIO7 | 7 | | |
| N8 | VCCIO7 | 7 | | | N8 | VCCIO7 | 7 | | |
| N9 | VCCIO7 | 7 | | | N9 | VCCIO7 | 7 | | |
| G13 | VCCAUX | - | | | G13 | VCCAUX | - | | |
| H20 | VCCAUX | - | | | H20 | VCCAUX | - | | |

LatticeEC Industrial (Continued)

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC15E-3F484I | 352 | -3 | fpBGA | 484 | IND | 15.3K |
| LFEC15E-4F484I | 352 | -4 | fpBGA | 484 | IND | 15.3K |
| LFEC15E-3F256I | 195 | -3 | fpBGA | 256 | IND | 15.3K |
| LFEC15E-4F256I | 195 | -4 | fpBGA | 256 | IND | 15.3K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|-------|
| LFEC20E-3F672I | 400 | -3 | fpBGA | 672 | IND | 19.7K |
| LFEC20E-4F672I | 400 | -4 | fpBGA | 672 | IND | 19.7K |
| LFEC20E-3F484I | 360 | -3 | fpBGA | 484 | IND | 19.7K |
| LFEC20E-4F484I | 360 | -4 | fpBGA | 484 | IND | 19.7K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC33E-3F672I | 496 | -3 | fpBGA | 672 | IND | 32.8 |
| LFEC33E-4F672I | 496 | -4 | fpBGA | 672 | IND | 32.8 |
| LFEC33E-3F484I | 360 | -3 | fpBGA | 484 | IND | 32.8 |
| LFEC33E-4F484I | 360 | -4 | fpBGA | 484 | IND | 32.8 |

LatticeECP Industrial

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFECP6E-3F484I | 224 | -3 | fpBGA | 484 | IND | 6.1K |
| LFECP6E-4F484I | 224 | -4 | fpBGA | 484 | IND | 6.1K |
| LFECP6E-3F256I | 195 | -3 | fpBGA | 256 | IND | 6.1K |
| LFECP6E-4F256I | 195 | -4 | fpBGA | 256 | IND | 6.1K |
| LFECP6E-3Q208I | 147 | -3 | PQFP | 208 | IND | 6.1K |
| LFECP6E-4Q208I | 147 | -4 | PQFP | 208 | IND | 6.1K |
| LFECP6E-3T144I | 97 | -3 | TQFP | 144 | IND | 6.1K |
| LFECP6E-4T144I | 97 | -4 | TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP10E-3F484I | 288 | -3 | fpBGA | 484 | IND | 10.2K |
| LFECP10E-4F484I | 288 | -4 | fpBGA | 484 | IND | 10.2K |
| LFECP10E-3F256I | 195 | -3 | fpBGA | 256 | IND | 10.2K |
| LFECP10E-4F256I | 195 | -4 | fpBGA | 256 | IND | 10.2K |
| LFECP10E-3Q208I | 147 | -3 | PQFP | 208 | IND | 10.2K |
| LFECP10E-4Q208I | 147 | -4 | PQFP | 208 | IND | 10.2K |

| Part Number | I/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|-------|
| LFECP15E-3F484I | 352 | -3 | fpBGA | 484 | IND | 15.3K |
| LFECP15E-4F484I | 352 | -4 | fpBGA | 484 | IND | 15.3K |
| LFECP15E-3F256I | 195 | -3 | fpBGA | 256 | IND | 15.3K |
| LFECP15E-4F256I | 195 | -4 | fpBGA | 256 | IND | 15.3K |

LatticeECP Commercial (Continued)

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC33E-3FN484C | 360 | -3 | Lead-Free fpBGA | 484 | COM | 32.8K |
| LFEC33E-4FN484C | 360 | -4 | Lead-Free fpBGA | 484 | COM | 32.8K |
| LFEC33E-5FN484C | 360 | -5 | Lead-Free fpBGA | 484 | COM | 32.8K |

LatticeEC Industrial

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|----------------|------------|-------|------|
| LFEC1E-3QN208I | 112 | -3 | Lead-Free PQFP | 208 | IND | 1.5K |
| LFEC1E-4QN208I | 112 | -4 | Lead-Free PQFP | 208 | IND | 1.5K |
| LFEC1E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 1.5K |
| LFEC1E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 1.5K |
| LFEC1E-3TN100I | 67 | -3 | Lead-Free TQFP | 100 | IND | 1.5K |
| LFEC1E-4TN100I | 67 | -4 | Lead-Free TQFP | 100 | IND | 1.5K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC3E-3FN256I | 160 | -3 | Lead-Free fpBGA | 256 | IND | 3.1K |
| LFEC3E-4FN256I | 160 | -4 | Lead-Free fpBGA | 256 | IND | 3.1K |
| LFEC3E-3QN208I | 145 | -3 | Lead-Free PQFP | 208 | IND | 3.1K |
| LFEC3E-4QN208I | 145 | -4 | Lead-Free PQFP | 208 | IND | 3.1K |
| LFEC3E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 3.1K |
| LFEC3E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 3.1K |
| LFEC3E-3TN100I | 67 | -3 | Lead-Free TQFP | 100 | IND | 3.1K |
| LFEC3E-4TN100I | 67 | -4 | Lead-Free TQFP | 100 | IND | 3.1K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC6E-3FN484I | 224 | -3 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFEC6E-4FN484I | 224 | -4 | Lead-Free fpBGA | 484 | IND | 6.1K |
| LFEC6E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFEC6E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 6.1K |
| LFEC6E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFEC6E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 6.1K |
| LFEC6E-3TN144I | 97 | -3 | Lead-Free TQFP | 144 | IND | 6.1K |
| LFEC6E-4TN144I | 97 | -4 | Lead-Free TQFP | 144 | IND | 6.1K |

| Part Number | I/Os | Grade | Package | Pins/Balls | Temp. | LUTs |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC10E-3FN484I | 288 | -3 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFEC10E-4FN484I | 288 | -4 | Lead-Free fpBGA | 484 | IND | 10.2K |
| LFEC10E-3FN256I | 195 | -3 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFEC10E-4FN256I | 195 | -4 | Lead-Free fpBGA | 256 | IND | 10.2K |
| LFEC10E-3QN208I | 147 | -3 | Lead-Free PQFP | 208 | IND | 10.2K |
| LFEC10E-4QN208I | 147 | -4 | Lead-Free PQFP | 208 | IND | 10.2K |

Revision History

| Date | Version | Section | Change Summary |
|---|---|---|--|
| June 2004 | 01.0 | — | Initial release. |
| August 2004 | 01.1 | Introduction | Added new device LFEC33 in Table 1-1. |
| | | Architecture | Added New device LFEC33 in Tables 2-9, 2-10 and 2-11. |
| | | DC & Switching Characteristics | Added New device LFEC33 on Supply current (Standby) tables. |
| | | | Added New device LFEC33 on Initialization Supply current tables. |
| Ordering Information | Added 33K Logic Capacity Device in Part Number Description section. | | |
| | Added EC33, ECP33 device: Industrial and Commercial to Part Number table. | | |
| | Corrected I/O counts in the part number tables for 100/144 TQFP and 208 PQFP packages to match Table 1-1 on page 1. | | |
| November 2004 | 01.3 | Introduction | Changed DDR333 (166MHz) to DDR400 (200MHz) |
| | | | Added "RSDS" offering to the Features list: Flexible I/O Buffer |
| | Architecture | Added information about Secondary Clock Sources | |
| | | Added information about DCS | |
| | | Added a section on "Recommended Power-up Sequence" | |
| | | Updated Figure 2-24 "DQS Routing" | |
| | | Added DSP Block performance numbers to Table 2-11 | |
| | | Added another row for RSDS in Table 2-13 and Table 2-14 | |
| | DC & Switching Characteristics | Updated new timing numbers | |
| | | Added numbers to derating table | |
| | | Added DC conditions to RSDS table | |
| | | Changed LVDS Max. V_{CCIO} to 2.625 | |
| | | Added a row for RSDS in "Operating Condition" table | |
| | | Updated standby and initialization current table | |
| | | Added figure 3-12: sysConfig SPI port sequence | |
| | | Added DDR Timing Table and DDR Timings Figure 3-6 | |
| | Pinout Information | Added LFEC33/EC6 to Pin Information | |
| | | Added LFEC33/EC6 to Power Supply and NC Connections | |
| | | Added LFEC33/EC6 144 TQFP Logic Signal Connections | |
| | | Added LFEC33/EC6 208 PQFP Logic Signal Connections | |
| | | Added LFEC33/EC6 256 fpBGA Logic Signal Connections | |
| | | Added LFEC33/EC6 484 fpBGA Logic Signal Connections | |
| | Ordering Information | Added 33K Logic Capacity Device in Part Number Description section. | |
| | | Added Part Number table for Commercial EC33. | |
| Added Part Number table for Commercial ECP33. | | | |
| Added Part Number table for Industrial EC33. | | | |
| | | | Added Part Number table for Industrial ECP33. |