



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | 6100                                                                                                                                                              |
| Total RAM Bits                 | 94208                                                                                                                                                             |
| Number of I/O                  | 97                                                                                                                                                                |
| Number of Gates                | -                                                                                                                                                                 |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                   |
| Package / Case                 | 144-LQFP                                                                                                                                                          |
| Supplier Device Package        | 144-TQFP (20x20)                                                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec6e-5tn144c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfec6e-5tn144c</a> |

## **Introduction**

The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For maximum performance and value, the LatticeECP™ (Economy Plus) FPGA concept combines an efficient FPGA fabric with high-speed dedicated functions. Lattice's first family to implement this approach is the LatticeECP-DSP™ (Economy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™ (Economy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to achieve lower cost solutions.

The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os. Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prevalent in cost-sensitive applications.

The ispLEVER® design tool suite from Lattice allows large complex designs to be efficiently implemented using the LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

## Signed and Unsigned with Different Widths

The DSP block supports different widths of signed and unsigned multipliers besides x9, x18 and x36 widths. For unsigned operands, unused upper data bits should be filled to create a valid x9, x18 or x36 operand. For signed two's complement operands, sign extension of the most significant bit should be performed until x9, x18 or x36 width is reached. Table 2-8 provides an example of this.


**Table 2-8. An Example of Sign Extension**

| Number | Unsigned | Unsigned 9-bit | Unsigned 18-bit    | Signed | Two's Complement Signed 9-Bits | Two's Complement Signed 18-bits |
|--------|----------|----------------|--------------------|--------|--------------------------------|---------------------------------|
| +5     | 0101     | 000000101      | 000000000000000101 | 0101   | 000000101                      | 000000000000000101              |
| -6     | 0110     | 000000110      | 000000000000000110 | 1010   | 111111010                      | 111111111111111010              |

## OVERFLOW Flag from MAC

The sysDSP block provides an overflow output to indicate that the accumulator has overflowed. When two unsigned numbers are added and the result is a smaller number then accumulator roll over is said to occur and overflow signal is indicated. When two positive numbers are added with a negative sum and when two negative numbers are added with a positive sum, then the accumulator “roll-over” is said to have occurred and an overflow signal is indicated. Note when overflow occurs the overflow flag is present for only one cycle. By counting these overflow pulses in FPGA logic, larger accumulators can be constructed. The conditions overflow signals for signed and unsigned operands are listed in Figure 2-23.


**Figure 2-23. Accumulator Overflow/Underflow Conditions**



**Table 2-12. PIO Signal List**

| Name         | Type                            | Description                                                              |
|--------------|---------------------------------|--------------------------------------------------------------------------|
| CE0, CE1     | Control from the core           | Clock enables for input and output block FFs.                            |
| CLK0, CLK1   | Control from the core           | System clocks for input and output blocks.                               |
| LSR          | Control from the core           | Local Set/Reset.                                                         |
| GSRN         | Control from routing            | Global Set/Reset (active low).                                           |
| INCK         | Input to the core               | Input to Primary Clock Network or PLL reference inputs.                  |
| DQS          | Input to PIO                    | DQS signal from logic (routing) to PIO.                                  |
| INDD         | Input to the core               | Unregistered data input to core.                                         |
| INFF         | Input to the core               | Registered input on positive edge of the clock (CLK0).                   |
| IPOS0, IPOS1 | Input to the core               | DDR <sub>X</sub> registered inputs to the core.                          |
| ONEG0        | Control from the core           | Output signals from the core for SDR and DDR operation.                  |
| OPOS0,       | Control from the core           | Output signals from the core for DDR operation                           |
| OPOS1 ONEG1  | Tristate control from the core  | Signals to Tristate Register block for DDR operation.                    |
| TD           | Tristate control from the core  | Tristate signal from the core used in SDR operation.                     |
| DDRCLKPOL    | Control from clock polarity bus | Controls the polarity of the clock (CLK0) that feed the DDR input block. |

**Figure 2-25. DQS Routing**




## PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

### LVPECL

The LatticeECP/EC devices support differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

**Figure 3-3. Differential LVPECL**



**Table 3-3. LVPECL DC Conditions<sup>1</sup>**

#### Over Recommended Operating Conditions

| Parameter  | Description                 | Typical | Units |
|------------|-----------------------------|---------|-------|
| $Z_{OUT}$  | Output impedance            | 100     | ohm   |
| $R_P$      | Driver parallel resistor    | 150     | ohm   |
| $R_T$      | Receiver termination        | 100     | ohm   |
| $V_{OH}$   | Output high voltage         | 2.03    | V     |
| $V_{OL}$   | Output low voltage          | 1.27    | V     |
| $V_{OD}$   | Output differential voltage | 0.76    | V     |
| $V_{CM}$   | Output common mode voltage  | 1.65    | V     |
| $Z_{BACK}$ | Back impedance              | 85.7    | ohm   |
| $I_{DC}$   | DC output current           | 12.7    | mA    |

1. For input buffer, see LVDS table.

For further information about LVPECL, BLVDS and other differential interfaces please see the list of technical information at the end of this data sheet.

## LatticeECP/EC External Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter                                      | Description                           | Device | -5   |      | -4   |      | -3   |      | Units |
|------------------------------------------------|---------------------------------------|--------|------|------|------|------|------|------|-------|
|                                                |                                       |        | Min. | Max. | Min. | Max. | Min. | Max. |       |
| $t_{DQVBS}$                                    | Data Valid Before DQS                 | All    | 0.20 | —    | 0.20 | —    | 0.20 | —    | UI    |
| $t_{DQVAS}$                                    | Data Valid After DQS                  | All    | 0.20 | —    | 0.20 | —    | 0.20 | —    | UI    |
| $f_{MAX\_DDR}$                                 | DDR Clock Frequency                   | All    | 95   | 200  | 95   | 166  | 95   | 133  | MHz   |
| <b>Primary and Secondary Clock<sup>6</sup></b> |                                       |        |      |      |      |      |      |      |       |
| $f_{MAX\_PRI}^2$                               | Frequency for Primary Clock Tree      | All    | —    | 420  | —    | 378  | —    | 340  | MHz   |
| $t_{W\_PRI}$                                   | Clock Pulse Width for Primary Clock   | All    | 1.19 | —    | 1.19 | —    | 1.19 | —    | ns    |
| $t_{SKEW\_PRI}$                                | Primary Clock Skew within an I/O Bank | All    | —    | 250  | —    | 300  | —    | 350  | ps    |

1. General timing numbers based on LVCMOS2.5V, 12 mA. Loading of 0 pF.

2. Using LVDS I/O standard.

3. DDR timing numbers based on SSTL I/O.

4. DDR specifications are characterized but not tested.

5. UI is average bit period.


6. Based on a single primary clock.

7. These timing numbers were generated using ispLEVER design tool. Exact performance may vary with design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.


Timing v.G 0.30

**Figure 3-5. DDR Timings**

**DQ and DQS Read Timings**



**DQ and DQS Write Timings**



## LatticeECP/EC sysCONFIG Port Timing Specifications


Over Recommended Operating Conditions

| Parameter                                        | Description                                                  | Min. | Typ. | Max. | Units  |
|--------------------------------------------------|--------------------------------------------------------------|------|------|------|--------|
| <b>sysCONFIG Byte Data Flow</b>                  |                                                              |      |      |      |        |
| $t_{SUCBDI}$                                     | Byte D[0:7] Setup Time to CCLK                               | 7    |      | —    | ns     |
| $t_{HCB DI}$                                     | Byte D[0:7] Hold Time to CCLK                                | 1    |      | —    | ns     |
| $t_{CODO}$                                       | Clock to Dout in Flowthrough Mode                            | —    |      | 12   | ns     |
| $t_{SUCS}$                                       | CS[0:1] Setup Time to CCLK                                   | 7    |      | —    | ns     |
| $t_{HCS}$                                        | CS[0:1] Hold Time to CCLK                                    | 1    |      | —    | ns     |
| $t_{SUWD}$                                       | Write Signal Setup Time to CCLK                              | 7    |      | —    | ns     |
| $t_{HWD}$                                        | Write Signal Hold Time to CCLK                               | 1    |      | —    | ns     |
| $t_{DCB}$                                        | CCLK to BUSY Delay Time                                      | —    |      | 12   | ns     |
| $t_{CORD}$                                       | Clock to Out for Read Data                                   | —    |      | 12   | ns     |
| <b>sysCONFIG Byte Slave Clocking</b>             |                                                              |      |      |      |        |
| $t_{BSCH}$                                       | Byte Slave Clock Minimum High Pulse                          | 6    |      | —    | ns     |
| $t_{BSCL}$                                       | Byte Slave Clock Minimum Low Pulse                           | 9    |      | —    | ns     |
| $t_{BSCYC}$                                      | Byte Slave Clock Cycle Time                                  | 15   |      | —    | ns     |
| $t_{SUSCDI}$                                     | Din Setup time to CCLK Slave Mode                            | 7    |      | —    | ns     |
| $t_{HSCDI}$                                      | Din Hold Time to CCLK Slave Mode                             | 1    |      | —    | ns     |
| $t_{CODO}$                                       | Clock to Dout in Flowthrough Mode                            | —    |      | 12   | ns     |
| <b>sysCONFIG Serial (Bit) Data Flow</b>          |                                                              |      |      |      |        |
| $t_{SUMCDI}$                                     | Din Setup time to CCLK Master Mode                           | 7    |      | —    | ns     |
| $t_{HMC DI}$                                     | Din Hold Time to CCLK Master Mode                            | 1    |      | —    | ns     |
| <b>sysCONFIG Serial Slave Clocking</b>           |                                                              |      |      |      |        |
| $t_{SSCH}$                                       | Serial Slave Clock Minimum High Pulse                        | 6    |      | —    | ns     |
| $t_{SSCL}$                                       | Serial Slave Clock Minimum Low Pulse                         | 6    |      | —    | ns     |
| <b>sysCONFIG POR, Initialization and Wake Up</b> |                                                              |      |      |      |        |
| $t_{ICFG}$                                       | Minimum Vcc to INIT High                                     | —    |      | 50   | ms     |
| $t_{VMC}$                                        | Time from $t_{ICFG}$ to Valid Master Clock                   | —    |      | 2    | us     |
| $t_{PRGMRJ}$                                     | Program Pin Pulse Rejection                                  | —    |      | 8    | ns     |
| $t_{PRGM}$                                       | PROGRAMN Low Time to Start Configuration                     | 25   |      | —    | ns     |
| $t_{DINIT}$                                      | INIT Low Time                                                | —    |      | 1    | ms     |
| $t_{DPPINIT}$                                    | Delay Time from PROGRAMN Low to INIT Low                     | —    |      | 37   | ns     |
| $t_{DINITD}$                                     | Delay Time from PROGRAMN Low to DONE Low                     | —    |      | 37   | ns     |
| $t_{IODISS}$                                     | User I/O Disable from PROGRAMN Low                           | —    |      | 35   | ns     |
| $t_{IOENSS}$                                     | User I/O Enabled Time from CCLK Edge During Wake Up Sequence | —    |      | 25   | ns     |
| $t_{MWC}$                                        | Additional Wake Master Clock Signals after Done Pin High     | 120  |      | —    | cycles |
| $t_{SUCFG}$                                      | CFG to INITN Setup Time                                      | 100  |      | —    | ns     |
| $t_{HCFG}$                                       | CFG to INITN Hold Time                                       | 100  |      | —    | ns     |
| <b>sysCONFIG SPI Port</b>                        |                                                              |      |      |      |        |
| $t_{CFGX}$                                       | Init High to CCLK Low                                        | —    |      | 80   | ns     |
| $t_{CSSPI}$                                      | Init High to CSSPIN Low                                      | —    |      | 2    | us     |
| $t_{CSCCLK}$                                     | CCLK Low Before CSSPIN Low                                   | 0    |      | -    | ns     |
| $t_{SOCDO}$                                      | CCLK Low to Output Valid                                     | —    |      | 15   | ns     |

## Switching Test Conditions

Figure 3-21 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

**Figure 3-21. Output Test Load, LVTTTL and LVCMOS Standards**



\*CL Includes Test Fixture and Probe Capacitance

**Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                                    | $R_1$             | $C_L$ | Timing Ref.               | $V_T$    |
|---------------------------------------------------|-------------------|-------|---------------------------|----------|
| LVTTTL and other LVCMOS settings (L -> H, H -> L) | $\infty$          | 0pF   | LVCMOS 3.3 = 1.5V         | —        |
|                                                   |                   |       | LVCMOS 2.5 = $V_{CCIO}/2$ | —        |
|                                                   |                   |       | LVCMOS 1.8 = $V_{CCIO}/2$ | —        |
|                                                   |                   |       | LVCMOS 1.5 = $V_{CCIO}/2$ | —        |
|                                                   |                   |       | LVCMOS 1.2 = $V_{CCIO}/2$ | —        |
| LVCMOS 2.5 I/O (Z -> H)                           | 188 $\frac{3}{4}$ | 0pF   | $V_{CCIO}/2$              | $V_{OL}$ |
| LVCMOS 2.5 I/O (Z -> L)                           |                   |       | $V_{CCIO}/2$              | $V_{OH}$ |
| LVCMOS 2.5 I/O (H -> Z)                           |                   |       | $V_{OH} - 0.15$           | $V_{OL}$ |
| LVCMOS 2.5 I/O (L -> Z)                           |                   |       | $V_{OL} + 0.15$           | $V_{OH}$ |

Note: Output test conditions for all other interfaces are determined by the respective standards.



### Signal Descriptions

| Signal Name                                                                                               | I/O | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-----------------------------------------------------------------------------------------------------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>General Purpose</b>                                                                                    |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| P[Edge] [Row/Column Number*]_[A/B]                                                                        | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B] indicates the PIO within the PIC to which the pad is connected.</p> <p>Some of these user-programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.</p> <p>During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.</p> |
| GSRN                                                                                                      | I   | Global RESET signal (active low). Any I/O pin can be GSRN.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| NC                                                                                                        | —   | No connect.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| GND                                                                                                       | —   | Ground. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| V <sub>CC</sub>                                                                                           | —   | Power supply pins for core logic. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| V <sub>CCAUX</sub>                                                                                        | —   | Auxiliary power supply pin. It powers all the differential and referenced input buffers. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| V <sub>CCIOx</sub>                                                                                        | —   | Power supply pins for I/O bank x. Dedicated pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| V <sub>REF1_x</sub> , V <sub>REF2_x</sub>                                                                 | —   | Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V <sub>REF</sub> inputs. When not used, they may be used as I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| XRES                                                                                                      | —   | 10K ohm +/-1% resistor must be connected between this pad and ground.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| V <sub>CCPLL</sub>                                                                                        | —   | Power supply pin for PLL. Applicable to ECP/EC33 device.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| <b>PLL and Clock Functions</b> (Used as user programmable I/O pins when not in use for PLL or clock pins) |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| [LOC][num]_PLL[T, C]_IN_A                                                                                 | I   | Reference clock (PLL) input pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A,B,C...at each side.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| [LOC][num]_PLL[T, C]_FB_A                                                                                 | I   | Optional feedback (PLL) input pads: ULM, LLM, URM, LRM, num = row from center, T = true and C = complement, index A,B,C...at each side.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PCLK[T, C]_[n:0]_[3:0]                                                                                    | I   | Primary Clock pads, T = true and C = complement, n per side, indexed by bank and 0,1,2,3 within bank.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| [LOC]DQS[num]                                                                                             | I   | DQS input pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = ball function number. Any pad can be configured to be output.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| <b>Test and Programming</b> (Dedicated pins)                                                              |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| TMS                                                                                                       | I   | Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| TCK                                                                                                       | I   | Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## Pin Information Summary (Cont.)

|                                                    |           | LFEC/EC15 |           | LFEC/EC20 |           | LFEC/EC33 |           |
|----------------------------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Pin Type                                           |           | 256-fpBGA | 484-fpBGA | 484-fpBGA | 672-fpBGA | 484-fpBGA | 672-fpBGA |
| Single Ended User I/O                              |           | 195       | 352       | 360       | 400       | 360       | 496       |
| Differential Pair User I/O                         |           | 97        | 176       | 180       | 200       | 180       | 248       |
| Configuration                                      | Dedicated | 13        | 13        | 13        | 13        | 13        | 13        |
|                                                    | Muxed     | 56        | 56        | 56        | 56        | 56        | 56        |
| TAP                                                |           | 5         | 5         | 5         | 5         | 5         | 5         |
| Dedicated (total without supplies)                 |           | 208       | 373       | 373       | 509       | 373       | 509       |
| V <sub>CC</sub>                                    |           | 10        | 20        | 20        | 32        | 16        | 28        |
| V <sub>CCAUX</sub>                                 |           | 2         | 12        | 12        | 20        | 12        | 20        |
| V <sub>CCPLL</sub>                                 |           | 0         | 0         | 0         | 0         | 4         | 4         |
| V <sub>CCIO</sub>                                  | Bank0     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank1     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank2     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank3     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank4     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank5     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank6     | 2         | 4         | 4         | 6         | 4         | 6         |
|                                                    | Bank7     | 2         | 4         | 4         | 6         | 4         | 6         |
| GND, GND0-GND7                                     |           | 20        | 44        | 44        | 63        | 44        | 63        |
| NC                                                 |           | 0         | 11        | 3         | 96        | 3         | 0         |
| Single Ended/<br>Differential I/O<br>Pair per Bank | Bank0     | 32/16     | 48/24     | 48/24     | 64/32     | 48/24     | 64/32     |
|                                                    | Bank1     | 18/9      | 48/24     | 48/24     | 48/24     | 48/24     | 64/32     |
|                                                    | Bank2     | 16/8      | 40/20     | 40/20     | 40/20     | 40/20     | 56/28     |
|                                                    | Bank3     | 32/16     | 40/20     | 44/22     | 48/24     | 44/22     | 64/32     |
|                                                    | Bank4     | 17/8      | 48/24     | 48/24     | 48/24     | 48/24     | 64/32     |
|                                                    | Bank5     | 32/16     | 48/24     | 48/24     | 64/32     | 48/24     | 64/32     |
|                                                    | Bank6     | 32/16     | 40/20     | 44/22     | 48/24     | 44/22     | 64/32     |
|                                                    | Bank7     | 16/8      | 40/20     | 40/20     | 40/20     | 40/20     | 56/28     |
| V <sub>CCJ</sub>                                   |           | 1         | 1         | 1         | 1         | 1         | 1         |

Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

**LFEC1, LFEC3 Logic Signal Connections: 100 TQFP (Cont.)**

| Pin Number | LFEC1        |      |      |                | LFEC3        |      |      |                |
|------------|--------------|------|------|----------------|--------------|------|------|----------------|
|            | Pin Function | Bank | LVDS | Dual Function  | Pin Function | Bank | LVDS | Dual Function  |
| 41         | PB11A        | 4    | T    | VREF1_4        | PB19A        | 4    | T    | VREF1_4        |
| 42         | PB11B        | 4    | C    | CSN            | PB19B        | 4    | C    | CSN            |
| 43         | PB12B        | 4    |      | D0/SPID7       | PB20B        | 4    |      | D0/SPID7       |
| 44         | PB13A        | 4    | T    | D2/SPID5       | PB21A        | 4    | T    | D2/SPID5       |
| 45         | PB13B        | 4    | C    | D1/SPID6       | PB21B        | 4    | C    | D1/SPID6       |
| 46         | PB14A        | 4    | T    | BDQS14         | PB22A        | 4    | T    | BDQS22         |
| 47         | PB14B        | 4    | C    | D3/SPID4       | PB22B        | 4    | C    | D3/SPID4       |
| 48         | PB15B        | 4    |      | D4/SPID3       | PB23B        | 4    |      | D4/SPID3       |
| 49         | PB16B        | 4    |      | D5/SPID2       | PB24B        | 4    |      | D5/SPID2       |
| 50         | PB17B        | 4    |      | D6/SPID1       | PB25B        | 4    |      | D6/SPID1       |
| 51*        | GND3<br>GND4 | -    |      |                | GND3<br>GND4 | -    |      |                |
| 52         | PR10B        | 3    | C    | RLM0_PLLC_FB_A | PR14B        | 3    | C    | RLM0_PLLC_FB_A |
| 53         | PR10A        | 3    | T    | RLM0_PLLT_FB_A | PR14A        | 3    | T    | RLM0_PLLT_FB_A |
| 54         | PR9B         | 3    | C    | RLM0_PLLC_IN_A | PR13B        | 3    | C    | RLM0_PLLC_IN_A |
| 55         | PR9A         | 3    | T    | RLM0_PLLT_IN_A | PR13A        | 3    | T    | RLM0_PLLT_IN_A |
| 56         | VCCIO3       | 3    |      |                | VCCIO3       | 3    |      |                |
| 57         | PR8B         | 3    | C    | DI/CSSPIN      | PR12B        | 3    | C    | DI/CSSPIN      |
| 58         | PR8A         | 3    | T    | DOUT/CSON      | PR12A        | 3    | T    | DOUT/CSON      |
| 59         | PR7B         | 3    | C    | BUSY/SISPI     | PR11B        | 3    | C    | BUSY/SISPI     |
| 60         | PR7A         | 3    | T    | D7/SPID0       | PR11A        | 3    | T    | D7/SPID0       |
| 61         | CFG2         | 3    |      |                | CFG2         | 3    |      |                |
| 62         | CFG1         | 3    |      |                | CFG1         | 3    |      |                |
| 63         | CFG0         | 3    |      |                | CFG0         | 3    |      |                |
| 64         | VCC          | -    |      |                | VCC          | -    |      |                |
| 65         | PROGRAMN     | 3    |      |                | PROGRAMN     | 3    |      |                |
| 66         | CCLK         | 3    |      |                | CCLK         | 3    |      |                |
| 67         | INITN        | 3    |      |                | INITN        | 3    |      |                |
| 68         | GND          | -    |      |                | GND          | -    |      |                |
| 69         | DONE         | 3    |      |                | DONE         | 3    |      |                |
| 70         | PR5B         | 2    | C    | PCLKC2_0       | PR9B         | 2    | C    | PCLKC2_0       |
| 71         | PR5A         | 2    | T    | PCLKT2_0       | PR9A         | 2    | T    | PCLKT2_0       |
| 72         | PR2B         | 2    |      | VREF1_2        | PR2B         | 2    |      | VREF1_2        |
| 73         | VCCIO2       | 2    |      |                | VCCIO2       | 2    |      |                |
| 74         | GND2         | 2    |      |                | GND2         | 2    |      |                |
| 75         | PT17B        | 1    | C    |                | PT25B        | 1    | C    |                |
| 76         | PT17A        | 1    | T    |                | PT25A        | 1    | T    |                |
| 77         | PT14B        | 1    | C    |                | PT22B        | 1    | C    |                |
| 78         | PT14A        | 1    | T    | TDQS14         | PT22A        | 1    | T    | TDQS22         |
| 79         | PT13A        | 1    |      |                | PT21A        | 1    |      |                |
| 80         | PT12B        | 1    | C    |                | PT20B        | 1    | C    |                |
| 81         | PT12A        | 1    | T    |                | PT20A        | 1    | T    |                |

**LFEC6P/EC6, LFEC6P/EC10 Logic Signal Connections: 208 PQFP (Cont.)**

| Pin Number | LFEC6P/EC6   |      |      |                | LFEC6P/EC10  |      |      |                |
|------------|--------------|------|------|----------------|--------------|------|------|----------------|
|            | Pin Function | Bank | LVDS | Dual Function  | Pin Function | Bank | LVDS | Dual Function  |
| 85         | VCCIO4       | 4    |      |                | VCCIO4       | 4    |      |                |
| 86         | PB18A        | 4    | T    | WRITEN         | PB26A        | 4    | T    | WRITEN         |
| 87         | PB18B        | 4    | C    | CS1N           | PB26B        | 4    | C    | CS1N           |
| 88         | PB19A        | 4    | T    | VREF1_4        | PB27A        | 4    | T    | VREF1_4        |
| 89         | PB19B        | 4    | C    | CSN            | PB27B        | 4    | C    | CSN            |
| 90         | PB20A        | 4    | T    | VREF2_4        | PB28A        | 4    | T    | VREF2_4        |
| 91         | PB20B        | 4    | C    | D0/SPID7       | PB28B        | 4    | C    | D0/SPID7       |
| 92         | PB21A        | 4    | T    | D2/SPID5       | PB29A        | 4    | T    | D2/SPID5       |
| 93         | GND4         | 4    |      |                | GND4         | 4    |      |                |
| 94         | PB21B        | 4    | C    | D1/SPID6       | PB29B        | 4    | C    | D1/SPID6       |
| 95         | PB22A        | 4    | T    | BDQS22         | PB30A        | 4    | T    | BDQS30         |
| 96         | PB22B        | 4    | C    | D3/SPID4       | PB30B        | 4    | C    | D3/SPID4       |
| 97         | PB23A        | 4    | T    |                | PB31A        | 4    | T    |                |
| 98         | PB23B        | 4    | C    | D4/SPID3       | PB31B        | 4    | C    | D4/SPID3       |
| 99         | PB24A        | 4    | T    |                | PB32A        | 4    | T    |                |
| 100        | PB24B        | 4    | C    | D5/SPID2       | PB32B        | 4    | C    | D5/SPID2       |
| 101        | PB25A        | 4    | T    |                | PB33A        | 4    | T    |                |
| 102        | PB25B        | 4    | C    | D6/SPID1       | PB33B        | 4    | C    | D6/SPID1       |
| 103        | PB33A        | 4    |      |                | PB41A        | 4    |      |                |
| 104        | VCCIO4       | 4    |      |                | VCCIO4       | 4    |      |                |
| 105*       | GND3<br>GND4 | -    |      |                | GND3<br>GND4 | -    |      |                |
| 106        | VCCIO3       | 3    |      |                | VCCIO3       | 3    |      |                |
| 107        | PR27B        | 3    | C    | VREF2_3        | PR36B        | 3    | C    | VREF2_3        |
| 108        | PR27A        | 3    | T    | VREF1_3        | PR36A        | 3    | T    | VREF1_3        |
| 109        | PR26B        | 3    | C    |                | PR35B        | 3    | C    |                |
| 110        | PR26A        | 3    | T    |                | PR35A        | 3    | T    |                |
| 111        | PR25B        | 3    | C    |                | PR34B        | 3    | C    |                |
| 112        | PR25A        | 3    | T    |                | PR34A        | 3    | T    |                |
| 113        | PR24B        | 3    | C    |                | PR33B        | 3    | C    |                |
| 114        | PR24A        | 3    | T    | RDQS24         | PR33A        | 3    | T    | RDQS33         |
| 115        | PR23B        | 3    | C    | RLM0_PLLC_FB_A | PR32B        | 3    | C    | RLM0_PLLC_FB_A |
| 116        | GND3         | 3    |      |                | GND3         | 3    |      |                |
| 117        | PR23A        | 3    | T    | RLM0_PLLT_FB_A | PR32A        | 3    | T    | RLM0_PLLT_FB_A |
| 118        | PR22B        | 3    | C    | RLM0_PLLC_IN_A | PR31B        | 3    | C    | RLM0_PLLC_IN_A |
| 119        | PR22A        | 3    | T    | RLM0_PLLT_IN_A | PR31A        | 3    | T    | RLM0_PLLT_IN_A |
| 120        | VCCIO3       | 3    |      |                | VCCIO3       | 3    |      |                |
| 121        | PR21B        | 3    | C    | DI/CSSPIN      | PR30B        | 3    | C    | DI/CSSPIN      |
| 122        | PR21A        | 3    | T    | DOUT/CSON      | PR30A        | 3    | T    | DOUT/CSON      |
| 123        | PR20B        | 3    | C    | BUSY/SISPI     | PR29B        | 3    | C    | BUSY/SISPI     |
| 124        | PR20A        | 3    | T    | D7/SPID0       | PR29A        | 3    | T    | D7/SPID0       |
| 125        | CFG2         | 3    |      |                | CFG2         | 3    |      |                |
| 126        | CFG1         | 3    |      |                | CFG1         | 3    |      |                |

**LFEC3 and LFECP/EC6 Logic Signal Connections: 256 fpBGA (Cont.)**

| Ball Number | LFEC3         |      |      |                | LFECP6/LFEC6  |      |      |                |
|-------------|---------------|------|------|----------------|---------------|------|------|----------------|
|             | Ball Function | Bank | LVDS | Dual Function  | Ball Function | Bank | LVDS | Dual Function  |
| N16         | PR14A         | 3    | T    | RLM0_PLLT_FB_A | PR23A         | 3    | T    | RLM0_PLLT_FB_A |
| N15         | PR13B         | 3    | C    | RLM0_PLLC_IN_A | PR22B         | 3    | C    | RLM0_PLLC_IN_A |
| M15         | PR13A         | 3    | T    | RLM0_PLLT_IN_A | PR22A         | 3    | T    | RLM0_PLLT_IN_A |
| M16         | PR12B         | 3    | C    | DI/CSSPIN      | PR21B         | 3    | C    | DI/CSSPIN      |
| L16         | PR12A         | 3    | T    | DOUT/CSON      | PR21A         | 3    | T    | DOUT/CSON      |
| K16         | PR11B         | 3    | C    | BUSY/SISPI     | PR20B         | 3    | C    | BUSY/SISPI     |
| J16         | PR11A         | 3    | T    | D7/SPID0       | PR20A         | 3    | T    | D7/SPID0       |
| L12         | CFG2          | 3    |      |                | CFG2          | 3    |      |                |
| L14         | CFG1          | 3    |      |                | CFG1          | 3    |      |                |
| L13         | CFG0          | 3    |      |                | CFG0          | 3    |      |                |
| K13         | PROGRAMN      | 3    |      |                | PROGRAMN      | 3    |      |                |
| L15         | CCLK          | 3    |      |                | CCLK          | 3    |      |                |
| K15         | INITN         | 3    |      |                | INITN         | 3    |      |                |
| K14         | DONE          | 3    |      |                | DONE          | 3    |      |                |
|             | -             | -    |      |                | GND3          | 3    |      |                |
| H16         | NC            | -    |      |                | PR18B         | 3    | C    |                |
| H15         | NC            | -    |      |                | PR18A         | 3    | T    |                |
| G16         | NC            | -    |      |                | PR17B         | 3    | C    |                |
| G15         | NC            | -    |      |                | PR17A         | 3    | T    |                |
| K12         | NC            | -    |      |                | PR16B         | 3    | C    |                |
| J12         | NC            | -    |      |                | PR16A         | 3    | T    |                |
| J14         | NC            | -    |      |                | PR15B         | 3    | C    |                |
| J15         | NC            | -    |      |                | PR15A         | 3    | T    | RDQS15         |
| F16         | NC            | -    |      |                | PR14B         | 3    | C    |                |
| -           | -             | -    |      |                | GND3          | 3    |      |                |
| F15         | NC            | -    |      |                | PR14A         | 3    | T    |                |
| J13         | NC            | -    |      |                | PR13B         | 3    | C    |                |
| H13         | NC            | -    |      |                | PR13A         | 3    | T    |                |
| H14         | NC            | -    |      |                | PR12B         | 3    | C    |                |
| G14         | NC            | -    |      |                | PR12A         | 3    | T    |                |
| E16         | NC            | -    |      |                | PR11B         | 3    | C    |                |
| E15         | NC            | -    |      |                | PR11A         | 3    | T    |                |
| H12         | PR9B          | 2    | C    | PCLKC2_0       | PR9B          | 2    | C    | PCLKC2_0       |
| GND         | GND2          | 2    |      |                | GND2          |      |      |                |
| G12         | PR9A          | 2    | T    | PCLKT2_0       | PR9A          | 2    | T    | PCLKT2_0       |
| G13         | PR8B          | 2    | C    |                | PR8B          | 2    | C    |                |
| F13         | PR8A          | 2    | T    |                | PR8A          | 2    | T    |                |
| F12         | PR7B          | 2    | C    |                | PR7B          | 2    | C    |                |
| E13         | PR7A          | 2    | T    |                | PR7A          | 2    | T    |                |
| D16         | PR6B          | 2    | C    |                | PR6B          | 2    | C    |                |
| D15         | PR6A          | 2    | T    | RDQS6          | PR6A          | 2    | T    | RDQS6          |
| F14         | PR5B          | 2    | C    |                | PR5B          | 2    | C    |                |
| E14         | PR5A          | 2    | T    |                | PR5A          | 2    | T    |                |

## LFECF/EC6, LFECF/EC10, LFECF/EC15 Logic Signal Connections: 484 fpBGA (Cont.)

| LFECF/EC6   |               |      |      |               | LFECF/EC10  |               |      |      |               | LFECF/EC15  |               |      |      |               |
|-------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| V7          | NC            | -    |      |               | V7          | PB2A          | 5    | T    |               | V7          | PB2A          | 5    | T    |               |
| T6          | NC            | -    |      |               | T6          | PB2B          | 5    | C    |               | T6          | PB2B          | 5    | C    |               |
| V8          | NC            | -    |      |               | V8          | PB3A          | 5    | T    |               | V8          | PB3A          | 5    | T    |               |
| U7          | NC            | -    |      |               | U7          | PB3B          | 5    | C    |               | U7          | PB3B          | 5    | C    |               |
| W5          | NC            | -    |      |               | W5          | PB4A          | 5    | T    |               | W5          | PB4A          | 5    | T    |               |
| U6          | NC            | -    |      |               | U6          | PB4B          | 5    | C    |               | U6          | PB4B          | 5    | C    |               |
| AA3         | NC            | -    |      |               | AA3         | PB5A          | 5    | T    |               | AA3         | PB5A          | 5    | T    |               |
| AB3         | NC            | -    |      |               | AB3         | PB5B          | 5    | C    |               | AB3         | PB5B          | 5    | C    |               |
| Y6          | NC            | -    |      |               | Y6          | PB6A          | 5    | T    | BDQS6         | Y6          | PB6A          | 5    | T    | BDQS6         |
| V6          | NC            | -    |      |               | V6          | PB6B          | 5    | C    |               | V6          | PB6B          | 5    | C    |               |
| AA5         | NC            | -    |      |               | AA5         | PB7A          | 5    | T    |               | AA5         | PB7A          | 5    | T    |               |
| W6          | NC            | -    |      |               | W6          | PB7B          | 5    | C    |               | W6          | PB7B          | 5    | C    |               |
| Y5          | NC            | -    |      |               | Y5          | PB8A          | 5    | T    |               | Y5          | PB8A          | 5    | T    |               |
| Y4          | NC            | -    |      |               | Y4          | PB8B          | 5    | C    |               | Y4          | PB8B          | 5    | C    |               |
| AA4         | NC            | -    |      |               | AA4         | PB9A          | 5    | T    |               | AA4         | PB9A          | 5    | T    |               |
| GND         | -             | -    |      |               | GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AB4         | NC            | -    |      |               | AB4         | PB9B          | 5    | C    |               | AB4         | PB9B          | 5    | C    |               |
| Y7          | PB2A          | 5    | T    |               | Y7          | PB10A         | 5    | T    |               | Y7          | PB10A         | 5    | T    |               |
| W8          | PB2B          | 5    | C    |               | W8          | PB10B         | 5    | C    |               | W8          | PB10B         | 5    | C    |               |
| W7          | PB3A          | 5    | T    |               | W7          | PB11A         | 5    | T    |               | W7          | PB11A         | 5    | T    |               |
| U8          | PB3B          | 5    | C    |               | U8          | PB11B         | 5    | C    |               | U8          | PB11B         | 5    | C    |               |
| W9          | PB4A          | 5    | T    |               | W9          | PB12A         | 5    | T    |               | W9          | PB12A         | 5    | T    |               |
| U9          | PB4B          | 5    | C    |               | U9          | PB12B         | 5    | C    |               | U9          | PB12B         | 5    | C    |               |
| Y8          | PB5A          | 5    | T    |               | Y8          | PB13A         | 5    | T    |               | Y8          | PB13A         | 5    | T    |               |
| GND         | -             | -    |      |               | GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| Y9          | PB5B          | 5    | C    |               | Y9          | PB13B         | 5    | C    |               | Y9          | PB13B         | 5    | C    |               |
| V9          | PB6A          | 5    | T    | BDQS6         | V9          | PB14A         | 5    | T    | BDQS14        | V9          | PB14A         | 5    | T    | BDQS14        |
| T9          | PB6B          | 5    | C    |               | T9          | PB14B         | 5    | C    |               | T9          | PB14B         | 5    | C    |               |
| W10         | PB7A          | 5    | T    |               | W10         | PB15A         | 5    | T    |               | W10         | PB15A         | 5    | T    |               |
| U10         | PB7B          | 5    | C    |               | U10         | PB15B         | 5    | C    |               | U10         | PB15B         | 5    | C    |               |
| V10         | PB8A          | 5    | T    |               | V10         | PB16A         | 5    | T    |               | V10         | PB16A         | 5    | T    |               |
| T10         | PB8B          | 5    | C    |               | T10         | PB16B         | 5    | C    |               | T10         | PB16B         | 5    | C    |               |
| AA6         | PB9A          | 5    | T    |               | AA6         | PB17A         | 5    | T    |               | AA6         | PB17A         | 5    | T    |               |
| GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AB5         | PB9B          | 5    | C    |               | AB5         | PB17B         | 5    | C    |               | AB5         | PB17B         | 5    | C    |               |
| AA8         | PB10A         | 5    | T    |               | AA8         | PB18A         | 5    | T    |               | AA8         | PB18A         | 5    | T    |               |
| AA7         | PB10B         | 5    | C    |               | AA7         | PB18B         | 5    | C    |               | AA7         | PB18B         | 5    | C    |               |
| AB6         | PB11A         | 5    | T    |               | AB6         | PB19A         | 5    | T    |               | AB6         | PB19A         | 5    | T    |               |
| AB7         | PB11B         | 5    | C    |               | AB7         | PB19B         | 5    | C    |               | AB7         | PB19B         | 5    | C    |               |
| Y10         | PB12A         | 5    | T    |               | Y10         | PB20A         | 5    | T    |               | Y10         | PB20A         | 5    | T    |               |
| W11         | PB12B         | 5    | C    |               | W11         | PB20B         | 5    | C    |               | W11         | PB20B         | 5    | C    |               |
| AB8         | PB13A         | 5    | T    |               | AB8         | PB21A         | 5    | T    |               | AB8         | PB21A         | 5    | T    |               |
| GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AB9         | PB13B         | 5    | C    |               | AB9         | PB21B         | 5    | C    |               | AB9         | PB21B         | 5    | C    |               |
| AA10        | PB14A         | 5    | T    | BDQS14        | AA10        | PB22A         | 5    | T    | BDQS22        | AA10        | PB22A         | 5    | T    | BDQS22        |
| AA9         | PB14B         | 5    | C    |               | AA9         | PB22B         | 5    | C    |               | AA9         | PB22B         | 5    | C    |               |
| Y11         | PB15A         | 5    | T    |               | Y11         | PB23A         | 5    | T    |               | Y11         | PB23A         | 5    | T    |               |
| AA11        | PB15B         | 5    | C    |               | AA11        | PB23B         | 5    | C    |               | AA11        | PB23B         | 5    | C    |               |
| V11         | PB16A         | 5    | T    | VREF2_5       | V11         | PB24A         | 5    | T    | VREF2_5       | V11         | PB24A         | 5    | T    | VREF2_5       |

## LFEC6/EC6, LFEC6/EC10, LFEC6/EC15 Logic Signal Connections: 484 fpBGA (Cont.)

| LFEC6/LFEC6 |               |      |      |               | LFEC10/LFEC10 |               |      |      |               | LFEC6/LFEC15 |               |      |      |               |
|-------------|---------------|------|------|---------------|---------------|---------------|------|------|---------------|--------------|---------------|------|------|---------------|
| Ball Number | Ball Function | Bank | LVDS | Dual Function | Ball Number   | Ball Function | Bank | LVDS | Dual Function | Ball Number  | Ball Function | Bank | LVDS | Dual Function |
| C21         | NC            | -    |      |               | C21           | PR5B          | 2    | C    |               | C21          | PR5B          | 2    | C    |               |
| C20         | NC            | -    |      |               | C20           | PR5A          | 2    | T    |               | C20          | PR5A          | 2    | T    |               |
| F18         | NC            | -    |      |               | F18           | PR4B          | 2    | C    |               | F18          | PR4B          | 2    | C    |               |
| E18         | NC            | -    |      |               | E18           | PR4A          | 2    | T    |               | E18          | PR4A          | 2    | T    |               |
| B22         | NC            | -    |      |               | B22           | PR3B          | 2    | C    |               | B22          | PR3B          | 2    | C    |               |
| B21         | NC            | -    |      |               | B21           | PR3A          | 2    | T    |               | B21          | PR3A          | 2    | T    |               |
| E19         | PR2B          | 2    | C    | VREF1_2       | E19           | PR2B          | 2    | C    | VREF1_2       | E19          | PR2B          | 2    | C    | VREF1_2       |
| D19         | PR2A          | 2    | T    | VREF2_2       | D19           | PR2A          | 2    | T    | VREF2_2       | D19          | PR2A          | 2    | T    | VREF2_2       |
| GND         | GND2          | 2    |      |               | GND           | GND2          | 2    |      |               | GND          | GND2          | 2    |      |               |
| GND         | GND1          | 1    |      |               | GND           | GND1          | 1    |      |               | GND          | GND1          | 1    |      |               |
| G17         | NC            | -    |      |               | G17           | NC            | -    |      |               | G17          | PT49B         | 1    | C    |               |
| F17         | NC            | -    |      |               | F17           | NC            | -    |      |               | F17          | PT49A         | 1    | T    |               |
| D18         | NC            | -    |      |               | D18           | NC            | -    |      |               | D18          | PT48B         | 1    | C    |               |
| C18         | NC            | -    |      |               | C18           | NC            | -    |      |               | C18          | PT48A         | 1    | T    |               |
| C19         | NC            | -    |      |               | C19           | NC            | -    |      |               | C19          | PT47B         | 1    | C    |               |
| B20         | NC            | -    |      |               | B20           | NC            | -    |      |               | B20          | PT47A         | 1    | T    |               |
| D17         | NC            | -    |      |               | D17           | NC            | -    |      |               | D17          | PT46B         | 1    | C    |               |
| C16         | NC            | -    |      |               | C16           | NC            | -    |      |               | C16          | PT46A         | 1    | T    | TDQS46        |
| B19         | NC            | -    |      |               | B19           | NC            | -    |      |               | B19          | PT45B         | 1    | C    |               |
| GND         | -             | -    |      |               | GND           | -             | -    |      |               | GND          | GND1          | 1    |      |               |
| A20         | NC            | -    |      |               | A20           | NC            | -    |      |               | A20          | PT45A         | 1    | T    |               |
| E17         | NC            | -    |      |               | E17           | NC            | -    |      |               | E17          | PT44B         | 1    | C    |               |
| C17         | NC            | -    |      |               | C17           | NC            | -    |      |               | C17          | PT44A         | 1    | T    |               |
| F16         | NC            | -    |      |               | F16           | NC            | -    |      |               | F16          | PT43B         | 1    | C    |               |
| E16         | NC            | -    |      |               | E16           | NC            | -    |      |               | E16          | PT43A         | 1    | T    |               |
| F15         | NC            | -    |      |               | F15           | NC            | -    |      |               | F15          | PT42B         | 1    | C    |               |
| D16         | NC            | -    |      |               | D16           | NC            | -    |      |               | D16          | PT42A         | 1    | T    |               |
| B18         | PT33B         | 1    | C    |               | B18           | PT41B         | 1    | C    |               | B18          | PT41B         | 1    | C    |               |
| GND         | -             | -    |      |               | GND           | -             | -    |      |               | GND          | GND1          | 1    |      |               |
| A19         | PT33A         | 1    | T    |               | A19           | PT41A         | 1    | T    |               | A19          | PT41A         | 1    | T    |               |
| B17         | PT32B         | 1    | C    |               | B17           | PT40B         | 1    | C    |               | B17          | PT40B         | 1    | C    |               |
| A18         | PT32A         | 1    | T    |               | A18           | PT40A         | 1    | T    |               | A18          | PT40A         | 1    | T    |               |
| B16         | PT31B         | 1    | C    |               | B16           | PT39B         | 1    | C    |               | B16          | PT39B         | 1    | C    |               |
| A17         | PT31A         | 1    | T    |               | A17           | PT39A         | 1    | T    |               | A17          | PT39A         | 1    | T    |               |
| B15         | PT30B         | 1    | C    |               | B15           | PT38B         | 1    | C    |               | B15          | PT38B         | 1    | C    |               |
| A16         | PT30A         | 1    | T    | TDQS30        | A16           | PT38A         | 1    | T    | TDQS38        | A16          | PT38A         | 1    | T    | TDQS38        |
| A15         | PT29B         | 1    | C    |               | A15           | PT37B         | 1    | C    |               | A15          | PT37B         | 1    | C    |               |
| GND         | GND1          | 1    |      |               | GND           | GND1          | 1    |      |               | GND          | GND1          | 1    |      |               |
| A14         | PT29A         | 1    | T    |               | A14           | PT37A         | 1    | T    |               | A14          | PT37A         | 1    | T    |               |
| G14         | PT28B         | 1    | C    |               | G14           | PT36B         | 1    | C    |               | G14          | PT36B         | 1    | C    |               |
| E15         | PT28A         | 1    | T    |               | E15           | PT36A         | 1    | T    |               | E15          | PT36A         | 1    | T    |               |
| D15         | PT27B         | 1    | C    |               | D15           | PT35B         | 1    | C    |               | D15          | PT35B         | 1    | C    |               |
| C15         | PT27A         | 1    | T    |               | C15           | PT35A         | 1    | T    |               | C15          | PT35A         | 1    | T    |               |
| C14         | PT26B         | 1    | C    |               | C14           | PT34B         | 1    | C    |               | C14          | PT34B         | 1    | C    |               |
| B14         | PT26A         | 1    | T    |               | B14           | PT34A         | 1    | T    |               | B14          | PT34A         | 1    | T    |               |
| A13         | PT25B         | 1    | C    |               | A13           | PT33B         | 1    | C    |               | A13          | PT33B         | 1    | C    |               |
| GND         | GND1          | 1    |      |               | GND           | GND1          | 1    |      |               | GND          | GND1          | 1    |      |               |
| B13         | PT25A         | 1    | T    |               | B13           | PT33A         | 1    | T    |               | B13          | PT33A         | 1    | T    |               |
| E14         | PT24B         | 1    | C    |               | E14           | PT32B         | 1    | C    |               | E14          | PT32B         | 1    | C    |               |
| C13         | PT24A         | 1    | T    |               | C13           | PT32A         | 1    | T    |               | C13          | PT32A         | 1    | T    |               |

**LFEC20/EC20 and LFEC20/EC33 Logic Signal Connections: 484 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |       |                | LFEC20/LFEC33 |               |      |       |                |
|---------------|---------------|------|-------|----------------|---------------|---------------|------|-------|----------------|
| Ball Number   | Ball Function | Bank | LVD S | Dual Function  | Ball Number   | Ball Function | Bank | LVD S | Dual Function  |
| V2            | PL41B         | 6    | C     | LLM0_PLLC_IN_A | V2            | PL53B         | 6    | C     | LLM0_PLLC_IN_A |
| U3            | PL42A         | 6    | T     | LLM0_PLLT_FB_A | U3            | PL54A         | 6    | T     | LLM0_PLLT_FB_A |
| V3            | PL42B         | 6    | C     | LLM0_PLLC_FB_A | V3            | PL54B         | 6    | C     | LLM0_PLLC_FB_A |
| U4            | PL43A         | 6    | T     |                | U4            | PL55A         | 6    | T     |                |
| V5            | PL43B         | 6    | C     |                | V5            | PL55B         | 6    | C     |                |
| W1            | PL44A         | 6    | T     |                | W1            | PL56A         | 6    | T     |                |
| GND           | GND6          | 6    |       |                | GND           | GND6          | 6    |       |                |
| W2            | PL44B         | 6    | C     |                | W2            | PL56B         | 6    | C     |                |
| Y1            | PL45A         | 6    | T     | LDQS45         | Y1            | PL57A         | 6    | T     | LDQS57         |
| Y2            | PL45B         | 6    | C     |                | Y2            | PL57B         | 6    | C     |                |
| AA1           | PL46A         | 6    | T     |                | AA1           | PL58A         | 6    | T     |                |
| AA2           | PL46B         | 6    | C     |                | AA2           | PL58B         | 6    | C     |                |
| W4            | PL47A         | 6    | T     |                | W4            | PL59A         | 6    | T     |                |
| V4            | PL47B         | 6    | C     |                | V4            | PL59B         | 6    | C     |                |
| W3            | PL48A         | 6    | T     | VREF1_6        | W3            | PL68A         | 6    | T     | VREF1_6        |
| Y3            | PL48B         | 6    | C     | VREF2_6        | Y3            | PL68B         | 6    | C     | VREF2_6        |
| GND           | GND6          | 6    |       |                | GND           | GND6          | 6    |       |                |
| GND           | GND5          | 5    |       |                | GND           | GND6          | 6    |       |                |
| GND           | -             |      |       |                | GND           | GND6          | 6    |       |                |
| GND           | -             |      |       |                | GND           | GND5          | 5    |       |                |
| GND           | GND5          | 5    |       |                | GND           | GND5          | 5    |       |                |
| V7            | PB10A         | 5    | T     |                | V7            | PB10A         | 5    | T     |                |
| T6            | PB10B         | 5    | C     |                | T6            | PB10B         | 5    | C     |                |
| V8            | PB11A         | 5    | T     |                | V8            | PB11A         | 5    | T     |                |
| U7            | PB11B         | 5    | C     |                | U7            | PB11B         | 5    | C     |                |
| W5            | PB12A         | 5    | T     |                | W5            | PB12A         | 5    | T     |                |
| U6            | PB12B         | 5    | C     |                | U6            | PB12B         | 5    | C     |                |
| AA3           | PB13A         | 5    | T     |                | AA3           | PB13A         | 5    | T     |                |
| GND           | GND5          | 5    |       |                | GND           | GND5          | 5    |       |                |
| AB3           | PB13B         | 5    | C     |                | AB3           | PB13B         | 5    | C     |                |
| Y6            | PB14A         | 5    | T     | BDQS14         | Y6            | PB14A         | 5    | T     | BDQS14         |
| V6            | PB14B         | 5    | C     |                | V6            | PB14B         | 5    | C     |                |
| AA5           | PB15A         | 5    | T     |                | AA5           | PB15A         | 5    | T     |                |
| W6            | PB15B         | 5    | C     |                | W6            | PB15B         | 5    | C     |                |
| Y5            | PB16A         | 5    | T     |                | Y5            | PB16A         | 5    | T     |                |
| Y4            | PB16B         | 5    | C     |                | Y4            | PB16B         | 5    | C     |                |
| AA4           | PB17A         | 5    | T     |                | AA4           | PB17A         | 5    | T     |                |
| GND           | GND5          | 5    |       |                | GND           | GND5          | 5    |       |                |
| AB4           | PB17B         | 5    | C     |                | AB4           | PB17B         | 5    | C     |                |
| Y7            | PB18A         | 5    | T     |                | Y7            | PB18A         | 5    | T     |                |
| W8            | PB18B         | 5    | C     |                | W8            | PB18B         | 5    | C     |                |
| W7            | PB19A         | 5    | T     |                | W7            | PB19A         | 5    | T     |                |
| U8            | PB19B         | 5    | C     |                | U8            | PB19B         | 5    | C     |                |
| W9            | PB20A         | 5    | T     |                | W9            | PB20A         | 5    | T     |                |



**LFEC20/EC20 and LFEC20/EC33 Logic Signal Connections: 484 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |       |               | LFEC20/LFEC33 |               |      |       |               |
|---------------|---------------|------|-------|---------------|---------------|---------------|------|-------|---------------|
| Ball Number   | Ball Function | Bank | LVD S | Dual Function | Ball Number   | Ball Function | Bank | LVD S | Dual Function |
| A7            | PT27B         | 0    | C     |               | A7            | PT27B         | 0    | C     |               |
| A6            | PT27A         | 0    | T     |               | A6            | PT27A         | 0    | T     |               |
| B7            | PT26B         | 0    | C     |               | B7            | PT26B         | 0    | C     |               |
| B8            | PT26A         | 0    | T     |               | B8            | PT26A         | 0    | T     |               |
| A5            | PT25B         | 0    | C     |               | A5            | PT25B         | 0    | C     |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| B6            | PT25A         | 0    | T     |               | B6            | PT25A         | 0    | T     |               |
| G10           | PT24B         | 0    | C     |               | G10           | PT24B         | 0    | C     |               |
| E10           | PT24A         | 0    | T     |               | E10           | PT24A         | 0    | T     |               |
| F10           | PT23B         | 0    | C     |               | F10           | PT23B         | 0    | C     |               |
| D10           | PT23A         | 0    | T     |               | D10           | PT23A         | 0    | T     |               |
| G9            | PT22B         | 0    | C     |               | G9            | PT22B         | 0    | C     |               |
| E9            | PT22A         | 0    | T     | TDQS22        | E9            | PT22A         | 0    | T     | TDQS22        |
| C9            | PT21B         | 0    | C     |               | C9            | PT21B         | 0    | C     |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| C8            | PT21A         | 0    | T     |               | C8            | PT21A         | 0    | T     |               |
| F9            | PT20B         | 0    | C     |               | F9            | PT20B         | 0    | C     |               |
| D9            | PT20A         | 0    | T     |               | D9            | PT20A         | 0    | T     |               |
| F8            | PT19B         | 0    | C     |               | F8            | PT19B         | 0    | C     |               |
| D7            | PT19A         | 0    | T     |               | D7            | PT19A         | 0    | T     |               |
| D8            | PT18B         | 0    | C     |               | D8            | PT18B         | 0    | C     |               |
| C7            | PT18A         | 0    | T     |               | C7            | PT18A         | 0    | T     |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| A4            | PT17B         | 0    | C     |               | A4            | PT17B         | 0    | C     |               |
| B4            | PT17A         | 0    | T     |               | B4            | PT17A         | 0    | T     |               |
| C4            | PT16B         | 0    | C     |               | C4            | PT16B         | 0    | C     |               |
| C5            | PT16A         | 0    | T     |               | C5            | PT16A         | 0    | T     |               |
| D6            | PT15B         | 0    | C     |               | D6            | PT15B         | 0    | C     |               |
| B5            | PT15A         | 0    | T     |               | B5            | PT15A         | 0    | T     |               |
| E6            | PT14B         | 0    | C     |               | E6            | PT14B         | 0    | C     |               |
| C6            | PT14A         | 0    | T     | TDQS14        | C6            | PT14A         | 0    | T     | TDQS14        |
| A3            | PT13B         | 0    | C     |               | A3            | PT13B         | 0    | C     |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| B3            | PT13A         | 0    | T     |               | B3            | PT13A         | 0    | T     |               |
| F6            | PT12B         | 0    | C     |               | F6            | PT12B         | 0    | C     |               |
| D5            | PT12A         | 0    | T     |               | D5            | PT12A         | 0    | T     |               |
| F7            | PT11B         | 0    | C     |               | F7            | PT11B         | 0    | C     |               |
| E8            | PT11A         | 0    | T     |               | E8            | PT11A         | 0    | T     |               |
| G6            | PT10B         | 0    | C     |               | G6            | PT10B         | 0    | C     |               |
| E7            | PT10A         | 0    | T     |               | E7            | PT10A         | 0    | T     |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| GND           | GND0          | 0    |       |               | GND           | GND0          | 0    |       |               |
| A1            | GND           | -    |       |               | A1            | GND           | -    |       |               |
| A22           | GND           | -    |       |               | A22           | GND           | -    |       |               |

**LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |      |               | LFECP/EC33  |               |      |      |               |
|---------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number   | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| K6            | PL13B         | 7    | C    |               | K6          | PL25B         | 7    | C    |               |
| F1            | PL14A         | 7    | T    |               | F1          | PL26A         | 7    | T    |               |
| GND           | GND7          | 7    |      |               | GND         | GND7          | 7    |      |               |
| G1            | PL14B         | 7    | C    |               | G1          | PL26B         | 7    | C    |               |
| H1            | PL15A         | 7    | T    |               | H1          | PL27A         | 7    | T    |               |
| J1            | PL15B         | 7    | C    |               | J1          | PL27B         | 7    | C    |               |
| K2            | PL16A         | 7    | T    |               | K2          | PL28A         | 7    | T    |               |
| K1            | PL16B         | 7    | C    |               | K1          | PL28B         | 7    | C    |               |
| K3            | PL17A         | 7    | T    |               | K3          | PL29A         | 7    | T    |               |
| L3            | PL17B         | 7    | C    |               | L3          | PL29B         | 7    | C    |               |
| L2            | PL18A         | 7    | T    |               | L2          | PL30A         | 7    | T    |               |
| GND           | GND7          | 7    |      |               | GND         | GND7          | 7    |      |               |
| L1            | PL18B         | 7    | C    |               | L1          | PL30B         | 7    | C    |               |
| M3            | PL19A         | 7    | T    | LDQS19        | M3          | PL31A         | 7    | T    | LDQS31        |
| M4            | PL19B         | 7    | C    |               | M4          | PL31B         | 7    | C    |               |
| M1            | PL20A         | 7    | T    |               | M1          | PL32A         | 7    | T    |               |
| M2            | PL20B         | 7    | C    |               | M2          | PL32B         | 7    | C    |               |
| L4            | PL21A         | 7    | T    |               | L4          | PL33A         | 7    | T    |               |
| L5            | PL21B         | 7    | C    |               | L5          | PL33B         | 7    | C    |               |
| N2            | PL22A         | 7    | T    | PCLKT7_0      | N2          | PL34A         | 7    | T    | PCLKT7_0      |
| GND           | GND7          | 7    |      |               | GND         | GND7          | 7    |      |               |
| N1            | PL22B         | 7    | C    | PCLKC7_0      | N1          | PL34B         | 7    | C    | PCLKC7_0      |
| N3            | XRES          | 6    |      |               | N3          | XRES          | 6    |      |               |
| P1            | PL24A         | 6    | T    |               | P1          | PL36A         | 6    | T    |               |
| P2            | PL24B         | 6    | C    |               | P2          | PL36B         | 6    | C    |               |
| L7            | PL25A         | 6    | T    |               | L7          | PL37A         | 6    | T    |               |
| L6            | PL25B         | 6    | C    |               | L6          | PL37B         | 6    | C    |               |
| N4            | PL26A         | 6    | T    |               | N4          | PL38A         | 6    | T    |               |
| N5            | PL26B         | 6    | C    |               | N5          | PL38B         | 6    | C    |               |
| R1            | PL27A         | 6    | T    |               | R1          | PL39A         | 6    | T    |               |
| GND           | GND6          | 6    |      |               | GND         | GND6          | 6    |      |               |
| R2            | PL27B         | 6    | C    |               | R2          | PL39B         | 6    | C    |               |
| P4            | PL28A         | 6    | T    | LDQS28        | P4          | PL40A         | 6    | T    | LDQS40        |
| P3            | PL28B         | 6    | C    |               | P3          | PL40B         | 6    | C    |               |
| M5            | PL29A         | 6    | T    |               | M5          | PL41A         | 6    | T    |               |
| M6            | PL29B         | 6    | C    |               | M6          | PL41B         | 6    | C    |               |
| T1            | PL30A         | 6    | T    |               | T1          | PL42A         | 6    | T    |               |
| T2            | PL30B         | 6    | C    |               | T2          | PL42B         | 6    | C    |               |
| R4            | PL31A         | 6    | T    |               | R4          | PL43A         | 6    | T    |               |
| GND           | GND6          | 6    |      |               | GND         | GND6          | 6    |      |               |
| R3            | PL31B         | 6    | C    |               | R3          | PL43B         | 6    | C    |               |
| N6            | PL32A         | 6    | T    |               | N6          | PL44A         | 6    | T    |               |

**LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |      |               | LFECP/EC33  |               |      |      |               |
|---------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number   | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| Y6            | NC            | -    |      |               | Y6          | PL62A         | 6    | T    |               |
| W7            | NC            | -    |      |               | W7          | PL62B         | 6    | C    |               |
| AA4           | NC            | -    |      |               | AA4         | PL63A         | 6    | T    |               |
| AB3           | NC            | -    |      |               | AB3         | PL63B         | 6    | C    |               |
| AC2           | NC            | -    |      |               | AC2         | PL64A         | 6    | T    |               |
| -             | -             | -    |      |               | GND         | GND6          | 6    |      |               |
| AC3           | NC            | -    |      |               | AC3         | PL64B         | 6    | C    |               |
| AA5           | NC            | -    |      |               | AA5         | PL65A         | 6    | T    | LDQS65        |
| AB5           | NC            | -    |      |               | AB5         | PL65B         | 6    | C    |               |
| AD3           | NC            | -    |      |               | AD3         | PL66A         | 6    | T    |               |
| AD2           | NC            | -    |      |               | AD2         | PL66B         | 6    | C    |               |
| AE1           | NC            | -    |      |               | AE1         | PL67A         | 6    | T    |               |
| AD1           | NC            | -    |      |               | AD1         | PL67B         | 6    | C    |               |
| AB4           | PL48A         | 6    | T    | VREF1_6       | AB4         | PL68A         | 6    | T    | VREF1_6       |
| AC4           | PL48B         | 6    | C    | VREF2_6       | AC4         | PL68B         | 6    | C    | VREF2_6       |
| GND           | GND6          | 6    |      |               | GND         | GND6          | 6    |      |               |
| GND           | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AB6           | PB2A          | 5    | T    |               | AB6         | PB2A          | 5    | T    |               |
| AA6           | PB2B          | 5    | C    |               | AA6         | PB2B          | 5    | C    |               |
| AC7           | PB3A          | 5    | T    |               | AC7         | PB3A          | 5    | T    |               |
| Y8            | PB3B          | 5    | C    |               | Y8          | PB3B          | 5    | C    |               |
| AB7           | PB4A          | 5    | T    |               | AB7         | PB4A          | 5    | T    |               |
| AA7           | PB4B          | 5    | C    |               | AA7         | PB4B          | 5    | C    |               |
| AC6           | PB5A          | 5    | T    |               | AC6         | PB5A          | 5    | T    |               |
| AC5           | PB5B          | 5    | C    |               | AC5         | PB5B          | 5    | C    |               |
| AB8           | PB6A          | 5    | T    | BDQS6         | AB8         | PB6A          | 5    | T    | BDQS6         |
| AC8           | PB6B          | 5    | C    |               | AC8         | PB6B          | 5    | C    |               |
| AE2           | PB7A          | 5    | T    |               | AE2         | PB7A          | 5    | T    |               |
| AA8           | PB7B          | 5    | C    |               | AA8         | PB7B          | 5    | C    |               |
| AF2           | PB8A          | 5    | T    |               | AF2         | PB8A          | 5    | T    |               |
| Y9            | PB8B          | 5    | C    |               | Y9          | PB8B          | 5    | C    |               |
| AD5           | PB9A          | 5    | T    |               | AD5         | PB9A          | 5    | T    |               |
| GND           | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |
| AD4           | PB9B          | 5    | C    |               | AD4         | PB9B          | 5    | C    |               |
| AD8           | PB10A         | 5    | T    |               | AD8         | PB10A         | 5    | T    |               |
| AC9           | PB10B         | 5    | C    |               | AC9         | PB10B         | 5    | C    |               |
| AE3           | PB11A         | 5    | T    |               | AE3         | PB11A         | 5    | T    |               |
| AB9           | PB11B         | 5    | C    |               | AB9         | PB11B         | 5    | C    |               |
| AF3           | PB12A         | 5    | T    |               | AF3         | PB12A         | 5    | T    |               |
| AD9           | PB12B         | 5    | C    |               | AD9         | PB12B         | 5    | C    |               |
| AE4           | PB13A         | 5    | T    |               | AE4         | PB13A         | 5    | T    |               |
| GND           | GND5          | 5    |      |               | GND         | GND5          | 5    |      |               |

**LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)**

| LFEC20/LFEC20 |               |      |      |               | LFECP/EC33  |               |      |      |               |
|---------------|---------------|------|------|---------------|-------------|---------------|------|------|---------------|
| Ball Number   | Ball Function | Bank | LVDS | Dual Function | Ball Number | Ball Function | Bank | LVDS | Dual Function |
| D13           | PT32B         | 0    | C    | VREF1_0       | D13         | PT32B         | 0    | C    | VREF1_0       |
| C13           | PT32A         | 0    | T    | VREF2_0       | C13         | PT32A         | 0    | T    | VREF2_0       |
| A13           | PT31B         | 0    | C    |               | A13         | PT31B         | 0    | C    |               |
| B13           | PT31A         | 0    | T    |               | B13         | PT31A         | 0    | T    |               |
| F13           | PT30B         | 0    | C    |               | F13         | PT30B         | 0    | C    |               |
| F12           | PT30A         | 0    | T    | TDQS30        | F12         | PT30A         | 0    | T    | TDQS30        |
| A12           | PT29B         | 0    | C    |               | A12         | PT29B         | 0    | C    |               |
| GND           | GND0          | 0    |      |               | GND         | GND0          | 0    |      |               |
| B12           | PT29A         | 0    | T    |               | B12         | PT29A         | 0    | T    |               |
| A11           | PT28B         | 0    | C    |               | A11         | PT28B         | 0    | C    |               |
| B11           | PT28A         | 0    | T    |               | B11         | PT28A         | 0    | T    |               |
| D12           | PT27B         | 0    | C    |               | D12         | PT27B         | 0    | C    |               |
| C12           | PT27A         | 0    | T    |               | C12         | PT27A         | 0    | T    |               |
| B10           | PT26B         | 0    | C    |               | B10         | PT26B         | 0    | C    |               |
| A10           | PT26A         | 0    | T    |               | A10         | PT26A         | 0    | T    |               |
| G12           | PT25B         | 0    | C    |               | G12         | PT25B         | 0    | C    |               |
| GND           | GND0          | 0    |      |               | GND         | GND0          | 0    |      |               |
| A9            | PT25A         | 0    | T    |               | A9          | PT25A         | 0    | T    |               |
| E12           | PT24B         | 0    | C    |               | E12         | PT24B         | 0    | C    |               |
| B9            | PT24A         | 0    | T    |               | B9          | PT24A         | 0    | T    |               |
| F11           | PT23B         | 0    | C    |               | F11         | PT23B         | 0    | C    |               |
| A8            | PT23A         | 0    | T    |               | A8          | PT23A         | 0    | T    |               |
| D11           | PT22B         | 0    | C    |               | D11         | PT22B         | 0    | C    |               |
| C11           | PT22A         | 0    | T    | TDQS22        | C11         | PT22A         | 0    | T    | TDQS22        |
| B8            | PT21B         | 0    | C    |               | B8          | PT21B         | 0    | C    |               |
| GND           | GND0          | 0    |      |               | GND         | GND0          | 0    |      |               |
| B7            | PT21A         | 0    | T    |               | B7          | PT21A         | 0    | T    |               |
| E11           | PT20B         | 0    | C    |               | E11         | PT20B         | 0    | C    |               |
| A7            | PT20A         | 0    | T    |               | A7          | PT20A         | 0    | T    |               |
| G11           | PT19B         | 0    | C    |               | G11         | PT19B         | 0    | C    |               |
| C7            | PT19A         | 0    | T    |               | C7          | PT19A         | 0    | T    |               |
| G10           | PT18B         | 0    | C    |               | G10         | PT18B         | 0    | C    |               |
| C6            | PT18A         | 0    | T    |               | C6          | PT18A         | 0    | T    |               |
| C10           | PT17B         | 0    | C    |               | C10         | PT17B         | 0    | C    |               |
| GND           | GND0          | 0    |      |               | GND         | GND0          | 0    |      |               |
| D10           | PT17A         | 0    | T    |               | D10         | PT17A         | 0    | T    |               |
| F10           | PT16B         | 0    | C    |               | F10         | PT16B         | 0    | C    |               |
| A6            | PT16A         | 0    | T    |               | A6          | PT16A         | 0    | T    |               |
| E10           | PT15B         | 0    | C    |               | E10         | PT15B         | 0    | C    |               |
| C9            | PT15A         | 0    | T    |               | C9          | PT15A         | 0    | T    |               |
| G9            | PT14B         | 0    | C    |               | G9          | PT14B         | 0    | C    |               |
| D9            | PT14A         | 0    | T    | TDQS14        | D9          | PT14A         | 0    | T    | TDQS14        |

## Lead-Free Packaging

### LatticeEC Commercial

| Part Number    | I/Os | Grade | Package        | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|----------------|------------|-------|------|
| LFEC1E-3QN208C | 112  | -3    | Lead-Free PQFP | 208        | COM   | 1.5K |
| LFEC1E-4QN208C | 112  | -4    | Lead-Free PQFP | 208        | COM   | 1.5K |
| LFEC1E-5QN208C | 112  | -5    | Lead-Free PQFP | 208        | COM   | 1.5K |
| LFEC1E-3TN144C | 97   | -3    | Lead-Free TQFP | 144        | COM   | 1.5K |
| LFEC1E-4TN144C | 97   | -4    | Lead-Free TQFP | 144        | COM   | 1.5K |
| LFEC1E-5TN144C | 97   | -5    | Lead-Free TQFP | 144        | COM   | 1.5K |
| LFEC1E-3TN100C | 67   | -3    | Lead-Free TQFP | 100        | COM   | 1.5K |
| LFEC1E-4TN100C | 67   | -4    | Lead-Free TQFP | 100        | COM   | 1.5K |
| LFEC1E-5TN100C | 67   | -5    | Lead-Free TQFP | 100        | COM   | 1.5K |

| Part Number    | I/Os | Grade | Package         | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC3E-3FN256C | 160  | -3    | Lead-Free fpBGA | 256        | COM   | 3.1K |
| LFEC3E-4FN256C | 160  | -4    | Lead-Free fpBGA | 256        | COM   | 3.1K |
| LFEC3E-5FN256C | 160  | -5    | Lead-Free fpBGA | 256        | COM   | 3.1K |
| LFEC3E-3QN208C | 145  | -3    | Lead-Free PQFP  | 208        | COM   | 3.1K |
| LFEC3E-4QN208C | 145  | -4    | Lead-Free PQFP  | 208        | COM   | 3.1K |
| LFEC3E-5QN208C | 145  | -5    | Lead-Free PQFP  | 208        | COM   | 3.1K |
| LFEC3E-3TN144C | 97   | -3    | Lead-Free TQFP  | 144        | COM   | 3.1K |
| LFEC3E-4TN144C | 97   | -4    | Lead-Free TQFP  | 144        | COM   | 3.1K |
| LFEC3E-5TN144C | 97   | -5    | Lead-Free TQFP  | 144        | COM   | 3.1K |
| LFEC3E-3TN100C | 67   | -3    | Lead-Free TQFP  | 100        | COM   | 3.1K |
| LFEC3E-4TN100C | 67   | -4    | Lead-Free TQFP  | 100        | COM   | 3.1K |
| LFEC3E-5TN100C | 67   | -5    | Lead-Free TQFP  | 100        | COM   | 3.1K |

| Part Number    | I/Os | Grade | Package         | Pins/Balls | Temp. | LUTs |
|----------------|------|-------|-----------------|------------|-------|------|
| LFEC6E-3FN484C | 224  | -3    | Lead-Free fpBGA | 484        | COM   | 6.1K |
| LFEC6E-4FN484C | 224  | -4    | Lead-Free fpBGA | 484        | COM   | 6.1K |
| LFEC6E-5FN484C | 224  | -5    | Lead-Free fpBGA | 484        | COM   | 6.1K |
| LFEC6E-3FN256C | 195  | -3    | Lead-Free fpBGA | 256        | COM   | 6.1K |
| LFEC6E-4FN256C | 195  | -4    | Lead-Free fpBGA | 256        | COM   | 6.1K |
| LFEC6E-5FN256C | 195  | -5    | Lead-Free fpBGA | 256        | COM   | 6.1K |
| LFEC6E-3QN208C | 147  | -3    | Lead-Free PQFP  | 208        | COM   | 6.1K |
| LFEC6E-4QN208C | 147  | -4    | Lead-Free PQFP  | 208        | COM   | 6.1K |
| LFEC6E-5QN208C | 147  | -5    | Lead-Free PQFP  | 208        | COM   | 6.1K |
| LFEC6E-3TN144C | 97   | -3    | Lead-Free TQFP  | 144        | COM   | 6.1K |
| LFEC6E-4TN144C | 97   | -4    | Lead-Free TQFP  | 144        | COM   | 6.1K |
| LFEC6E-5TN144C | 97   | -5    | Lead-Free TQFP  | 144        | COM   | 6.1K |

| Part Number     | I/Os | Grade | Package         | Pins/Balls | Temp. | LUTs  |
|-----------------|------|-------|-----------------|------------|-------|-------|
| LFEC10E-3FN484C | 288  | -3    | Lead-Free fpBGA | 484        | COM   | 10.2K |
| LFEC10E-4FN484C | 288  | -4    | Lead-Free fpBGA | 484        | COM   | 10.2K |
| LFEC10E-5FN484C | 288  | -5    | Lead-Free fpBGA | 484        | COM   | 10.2K |
| LFEC10E-3FN256C | 195  | -3    | Lead-Free fpBGA | 256        | COM   | 10.2K |