

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	6100
Total RAM Bits	94208
Number of I/O	224
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfecp6e-5fn484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-8. Per Quadrant Primary Clock Selection



Figure 2-9. Per Quadrant Secondary Clock Selection



Figure 2-10. Slice Clock Selection



sysCLOCK Phase Locked Loops (PLLs)

The PLL clock input, from pin or routing, feeds into an input clock divider. There are three sources of feedback signal to the feedback divider: from CLKOP (PLL Internal), from clock net (CLKOP) or from a user clock (PIN or logic). There is a PLL_LOCK signal to indicate that VCO has locked on to the input clock signal. Figure 2-11 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either pro-



Figure 2-16. Memory Core Reset



For further information about sysMEM EBR block, please see the the list of technical documentation at the end of this data sheet.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-17. The GSR input to the EBR is always asynchronous.

Figure 2-17. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becomes active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

sysDSP Block

The LatticeECP-DSP family provides a sysDSP block, making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters; Fast Fourier Transforms (FFT) functions, correlators, Reed-Solomon/Turbo/Convolution encoders and



decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

sysDSP Block Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeECP, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing an appropriate level of parallelism. Figure 2-18 compares the serial and the parallel implementations.



Figure 2-18. Comparison of General DSP and LatticeECP-DSP Approaches

sysDSP Block Capabilities

The sysDSP block in the LatticeECP-DSP family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LatticeECP-DSP family sysDSP Blocks can be either signed or unsigned but not mixed within a function element. Similarly, the operand widths cannot be mixed within a block.

The resources in each sysDSP block can be configured to support the following four elements:

 MULT 	(Multiply)
--------------------------	------------

- MAC (Multiply, Accumulate)
- MULTADD (Multiply, Addition/Subtraction)
- MULTADDSUM (Multiply, Addition/Subtraction, Accumulate)

The number of elements available in each block depends on the width selected from the three available options x9, x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions. Table 2-1 shows the capabilities of the block.



IPexpress[™]

The user can access the sysDSP block via the IPexpress configuration tool, included with the ispLEVER design tool suite. IPexpress has options to configure each DSP module (or group of modules) or through direct HDL instantiation. Additionally Lattice has partnered Mathworks to support instantiation in the Simulink tool, which is a Graphical Simulation Environment. Simulink works with ispLEVER and dramatically shortens the DSP design cycle in Lattice FPGAs.

Optimized DSP Functions

Lattice provides a library of optimized DSP IP functions. Some of the IPs planned for LatticeECP DSP are: Bit Correlators, Fast Fourier Transform, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/ Decoder, Turbo Encoder/Decoders and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IPs.

Resources Available in the LatticeECP Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP family. Table 2-10 shows the maximum available EBR RAM Blocks in each of the LatticeECP family. EBR blocks, together with Distributed RAM can be used to store variables locally for the fast DSP operations.

Device	DSP Block	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
LFECP6	4	32	16	4
LFECP10	5	40	20	5
LFECP15	6	48	24	6
LFECP20	7	56	28	7
LFECP33	8	64	32	8

Table 2-9. Number of DSP Blocks in LatticeECP Family

Table 2-10. Embedded SRAM in LatticeECP Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
LFECP6	10	92
LFECP10	30	276
LFECP15	38	350
LFECP20	46	424
LFECP33	54	498

DSP Performance of the LatticeECP Family

Table 2-11 lists the maximum performance in millions of MAC operations per second (MMAC) for each member of the LatticeECP family.

 Table 2-11. DSP Block Performance of LatticeECP Family

Device	DSP Block	DSP Performance MMAC
LFECP6	4	3680
LFECP10	5	4600
LFECP15	6	5520
LFECP20	7	6440
LFECP33	8	7360







Figure 2-28. INDDRXB Primitive



Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-29 shows the diagram of the Output Register Block.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a Dtype or latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-30 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.



Figure 2-31. Tristate Register Block



Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

DDR Memory Support

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeEC devices provide this capability. In addition to these registers, the LatticeEC devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.

DLL Calibrated DQS Delay Block

Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic, which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-32 and 2-33 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-33. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.



Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in LatticeECP/EC devices, see the list of technical documentation at the end of this data sheet.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

Supported Standards

The LatticeECP/EC sysl/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5 and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, BLVDS, LVPECL, RSDS, differential SSTL and differential HSTL. Tables 2-13 and 2-14 show the I/O standards (together with their supply and reference voltages) supported by the LatticeECP/EC devices. For further information about utilizing the sysl/O buffer to support a variety of standards please see the the list of technical information at the end of this data sheet.

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)					
Single Ended Interfaces							
LVTTL	_	—					
LVCMOS33 ²	_	—					
LVCMOS25 ²	_	—					
LVCMOS18	_	1.8					
LVCMOS15	_	1.5					
LVCMOS12 ²	_	—					
PCI	_	3.3					
HSTL18 Class I, II	0.9	—					
HSTL18 Class III	1.08	—					
HSTL15 Class I	0.75	—					
HSTL15 Class III	0.9	—					
SSTL3 Class I, II	1.5	—					
SSTL2 Class I, II	1.25	—					
SSTL18 Class I	0.9	—					
Differential Interfaces							
Differential SSTL18 Class I	_	—					
Differential SSTL2 Class I, II	—	—					
Differential SSTL3 Class I, II	_	—					
Differential HSTL15 Class I, III		—					
Differential HSTL18 Class I, II, III	_	—					
LVDS, LVPECL, BLVDS, RSDS		—					

Table 2-13. Supported Input Standards

1. When not specified $V_{\mbox{\scriptsize CCIO}}$ can be set anywhere in the valid operating range.

2. JTAG inputs do not have a fixed threshold option and always follow $V_{\mbox{CCJ.}}$



RSDS

The LatticeECP/EC devices support differential RSDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



Figure 3-4. RSDS (Reduced Swing Differential Standard)

Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z _{OUT}	Output impedance	20	ohm
R _S	Driver series resistor	294	ohm
R _P	Driver parallel resistor	121	ohm
R _T	Receiver termination	100	ohm
V _{OH}	Output high voltage	1.35	V
V _{OL}	Output low voltage	1.15	V
V _{OD}	Output differential voltage	0.20	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	101.5	ohm
I _{DC}	DC output current	3.66	mA



LatticeECP/EC sysCONFIG Port Timing Specifications (Continued)

Parameter	Description	Min.	Тур.	Max.	Units
t _{SOE}	CSSPIN Active Setup Time	300		—	ns
t _{CSPID}	CSSPIN Low to First Clock Edge Setup Time	300+3cyc		600+6cyc	ns
f _{MAXSPI}	Max Frequency for SPI	—		25	MHz
t _{SUSPI}	SOSPI Data Setup Time Before CCLK	7		—	ns
t _{HSPI}	SOSPI Data Hold Time After CCLK	1		—	ns

Timing v.G 0.30

Master Clock

Clock Mode	Min.	Тур.	Max.	Units
2.5MHz	1.75	2.5	3.25	MHz
5 MHz	3.78	5.4	7.02	MHz
10 MHz	7	10	13	MHz
15 MHz	10.5	15	19.5	MHz
20 MHz	14	20	26	MHz
25 MHz	18.2	26	33.8	MHz
30 MHz	21	30	39	MHz
35 MHz	23.8	34	44.2	MHz
40 MHz	28.7	41	53.3	MHz
45 MHz	31.5	45	58.5	MHz
50 MHz	35.7	51	66.3	MHz
55 MHz	38.5	55	71.5	MHz
60 MHz	42	60	78	MHz
Duty Cycle	40	—	60	%

Timing v.G 0.30



Figure 3-17. Configuration from PROGRAMN Timing



1. The CFG pins are normally static (hard wired)

Figure 3-18. Wake-Up Timing



Figure 3-19. sysCONFIG SPI Port Sequence





LFEC1, LFEC3 Logic Signal Connections: 100 TQFP (Cont.)

			LFEC3					
Pin Number	Pin Function	Bank	LVDS	Dual Function	Pin Function	Bank	LVDS	Dual Function
41	PB11A	4	Т	VREF1_4	PB19A	4	Т	VREF1_4
42	PB11B	4	С	CSN	PB19B	4	С	CSN
43	PB12B	4		D0/SPID7	PB20B	4		D0/SPID7
44	PB13A	4	Т	D2/SPID5	PB21A	4	Т	D2/SPID5
45	PB13B	4	С	D1/SPID6	PB21B	4	С	D1/SPID6
46	PB14A	4	Т	BDQS14	PB22A	4	Т	BDQS22
47	PB14B	4	С	D3/SPID4	PB22B	4	С	D3/SPID4
48	PB15B	4		D4/SPID3	PB23B	4		D4/SPID3
49	PB16B	4		D5/SPID2	PB24B	4		D5/SPID2
50	PB17B	4		D6/SPID1	PB25B	4		D6/SPID1
51*	GND3 GND4	-			GND3 GND4	-		
52	PR10B	3	С	RLM0_PLLC_FB_A	PR14B	3	С	RLM0_PLLC_FB_A
53	PR10A	3	Т	RLM0_PLLT_FB_A	PR14A	3	Т	RLM0_PLLT_FB_A
54	PR9B	3	С	RLM0_PLLC_IN_A	PR13B	3	С	RLM0_PLLC_IN_A
55	PR9A	3	Т	RLM0_PLLT_IN_A	PR13A	3	Т	RLM0_PLLT_IN_A
56	VCCIO3	3			VCCIO3	3		
57	PR8B	3	С	DI/CSSPIN	PR12B	3	С	DI/CSSPIN
58	PR8A	3	Т	DOUT/CSON	PR12A	3	Т	DOUT/CSON
59	PR7B	3	С	BUSY/SISPI	PR11B	3	С	BUSY/SISPI
60	PR7A	3	Т	D7/SPID0	PR11A	3	Т	D7/SPID0
61	CFG2	3			CFG2	3		
62	CFG1	3			CFG1	3		
63	CFG0	3			CFG0	3		
64	VCC	-			VCC	-		
65	PROGRAMN	3			PROGRAMN	3		
66	CCLK	3			CCLK	3		
67	INITN	3			INITN	3		
68	GND	-			GND	-		
69	DONE	3			DONE	3		
70	PR5B	2	С	PCLKC2_0	PR9B	2	С	PCLKC2_0
71	PR5A	2	Т	PCLKT2_0	PR9A	2	Т	PCLKT2_0
72	PR2B	2		VREF1_2	PR2B	2		VREF1_2
73	VCCIO2	2			VCCIO2	2		
74	GND2	2			GND2	2		
75	PT17B	1	С		PT25B	1	С	
76	PT17A	1	Т		PT25A	1	Т	
77	PT14B	1	С		PT22B	1	С	
78	PT14A	1	Т	TDQS14	PT22A	1	Т	TDQS22
79	PT13A	1			PT21A	1		
80	PT12B	1	С		PT20B	1	С	
81	PT12A	1	Т		PT20A	1	Т	



LFEC1, LFEC3 Logic Signal Connections: 100 TQFP (Cont.)

			LFEC1				LFEC3	
Pin Number	Pin Function	Bank	LVDS	Dual Function	Pin Function	Bank	LVDS	Dual Function
82	PT11B	1	С	VREF2_1	PT19B	1	С	VREF2_1
83	PT11A	1	Т	VREF1_1	PT19A	1	Т	VREF1_1
84	PT10B	1	С		PT18B	1	С	
85	PT10A	1	Т		PT18A	1	Т	
86	VCCIO1	1			VCCIO1	1		
87	VCCAUX	-			VCCAUX	-		
88	PT9B	0	С	PCLKC0_0	PT17B	0	С	PCLKC0_0
89	GND0	0			GND0	0		
90	PT9A	0	Т	PCLKT0_0	PT17A	0	Т	PCLKT0_0
91	PT8B	0	С	VREF1_0	PT16B	0	С	VREF1_0
92	PT8A	0	Т	VREF2_0	PT16A	0	Т	VREF2_0
93	PT7B	0			PT15B	0		
94	PT6B	0	С		PT14B	0	С	
95	PT6A	0	Т	TDQS6	PT14A	0	Т	TDQS14
96	PT4B	0	С		PT12B	0	С	
97	PT4A	0	Т		PT12A	0	Т	
98	PT2B	0	С		PT10B	0	С	
99	PT2A	0	Т		PT10A	0	Т	
100	VCCIO0	0			VCCIO0	0		

*Double bonded to the pin.



LFEC3 and LFECP/EC6 Logic Signal Connections: 256 fpBGA (Cont.)

Ball		L	FEC3			LFEC	P6/LFEC	6
Number	Ball Function	Bank	LVDS	Dual Function	Ball Function	Bank	LVDS	Dual Function
E5	VCC	-			VCC	-		
E8	VCC	-			VCC	-		
M12	VCC	-			VCC	-		
M5	VCC	-			VCC	-		
M9	VCC	-			VCC	-		
B15	VCCAUX	-			VCCAUX	-		
R2	VCCAUX	-			VCCAUX	-		
F7	VCCIO0	0			VCCIO0	0		
F8	VCCIO0	0			VCCIO0	0		
F10	VCCIO1	1			VCCIO1	1		
F9	VCCIO1	1			VCCIO1	1		
G11	VCCIO2	2			VCCIO2	2		
H11	VCCIO2	2			VCCIO2	2		
J11	VCCIO3	3			VCCIO3	3		
K11	VCCIO3	3			VCCIO3	3		
L10	VCCIO4	4			VCCIO4	4		
L9	VCCIO4	4			VCCIO4	4		
L7	VCCIO5	5			VCCIO5	5		
L8	VCCIO5	5			VCCIO5	5		
J6	VCCIO6	6			VCCIO6	6		
K6	VCCIO6	6			VCCIO6	6		
G6	VCCIO7	7			VCCI07	7		
H6	VCCIO7	7			VCCI07	7		
F6	VCC	-			VCC	-		
F11	VCC	-			VCC	-		
L11	VCC	-			VCC	-		
L6	VCC	-			VCC	-		



LFECP/EC10 and LFECP/EC15 Logic Signal Connections: 256 fpBGA (Cont.)

Ball		LFECP10/LFEC10				LFECP	15/LFEC	15
Number	Ball Function	Bank	LVDS	Dual Function	Ball Function	Bank	LVDS	Dual Function
G12	PR18A	2	Т	PCLKT2_0	PR22A	2	Т	PCLKT2_0
G13	PR17B	2	С		PR21B	2	С	
F13	PR17A	2	Т		PR21A	2	Т	
F12	PR16B	2	С		PR20B	2	С	
E13	PR16A	2	Т		PR20A	2	Т	
D16	PR15B	2	С		PR19B	2	С	
D15	PR15A	2	Т		PR19A	2	Т	RDQS19
F14	PR14B	2	С		PR18B	2	С	
GND	GND2	2			GND2	2		
E14	PR14A	2	Т		PR18A	2	Т	
C16	PR13B	2	С		PR17B	2	С	
B16	PR13A	2	Т		PR17A	2	Т	
C15	PR12B	2	С		PR16B	2	С	
C14	PR12A	2	Т		PR16A	2	Т	
GND	GND2	2			GND2	2		
-	-	-			GND2	2		
D14	PR2B	2	С	VREF1_2	PR2B	2	С	VREF1_2
D13	PR2A	2	Т	VREF2_2	PR2A	2	Т	VREF2_2
GND	GND2	2			GND2	2		
GND	GND1	1			GND1	1		
GND	GND1	1			GND1	1		
-	-	-			GND1	1		
-	-	-			GND1	1		
B13	PT34B	1	С		PT34B	1	С	
C13	PT34A	1	Т		PT34A	1	Т	
C12	PT33B	1	С		PT33B	1	С	
GND	GND1	1			GND1	1		
D12	PT33A	1	Т		PT33A	1	Т	
A15	PT32B	1	С		PT32B	1	С	
B14	PT32A	1	Т		PT32A	1	Т	
D11	PT31B	1	С		PT31B	1	С	
C11	PT31A	1	Т		PT31A	1	Т	
E10	PT30B	1	С		PT30B	1	С	
E11	PT30A	1	Т	TDQS30	PT30A	1	Т	TDQS30
A14	PT29B	1	С		PT29B	1	С	
GND	GND1	1			GND1	1		
A13	PT29A	1	Т		PT29A	1	Т	
D10	PT28B	1	С		PT28B	1	С	
C10	PT28A	1	Т		PT28A	1	Т	
A12	PT27B	1	С	VREF2_1	PT27B	1	С	VREF2_1
B12	PT27A	1	Т	VREF1_1	PT27A	1	Т	VREF1_1
A11	PT26B	1	С		PT26B	1	С	
B11	PT26A	1	Т		PT26A	1	Т	



LFECP/EC20 and LFECP/EC33 Logic Signal Connections: 484 fpBGA (Cont.)

LFECP20/LFEC20					LFECP/LFEC33					
			LVD		.		- .	LVD		
Ball Number	Ball Function	Bank	5		Ball Number	Ball Function	Bank	5		
022	PR9A	2		RUMU_PLLI_FB_A	C22	PRI/A	2		RUMO_PLLI_FB_A	
G19 G19		2	ч	RUMO PLLC_IN_A	G19 C19		2	ч	RUIVIO_PLLO_IN_A	
E20	PR7R	2			E20	PR15B	2			
F10	PR75	2	т		F10	PR15A	2	т		
F20	PR6B	2	- -		F20	PB1//B	2	- -		
D20	PB6A	2	т	BDOS6	D20	PB14A	2	т	BDOS14	
C21	PB5B	2	- C	TIDQOU	C21	PB13B	2	- C	TIDQ014	
GND	-	-	0		GND	GND2	2	0		
C20	PB5A	2	т		C20	PB13A	2	т		
F18	PB4B	2	C		F18	PB12B	2	C		
F18	PB4A	2	T		F18	PR12A	2	T		
B22	PB3B	2	C		B22	PR11B	2	C		
B21	PR3A	2	T		B21	PR11A	2	T		
GND	-	-	-		GND	GND2	2	-		
E19	PR2B	2	С	VREF1 2	E19	PR2B	2	С	VREF1 2	
D19	PR2A	2	Т	VREF2 2	D19	PR2A	2	Т	VREF2 2	
GND	GND2	2			GND	GND2	2			
GND	GND1	1			GND	GND1	1			
GND	-	-			GND	GND1	1			
G17	PT57B	1	С		G17	PT57B	1	С		
GND	-	-			GND	GND1	1			
F17	PT57A	1	Т		F17	PT57A	1	Т		
D18	PT56B	1	С		D18	PT56B	1	С		
C18	PT56A	1	Т		C18	PT56A	1	Т		
C19	PT55B	1	С		C19	PT55B	1	С		
B20	PT55A	1	Т		B20	PT55A	1	Т		
D17	PT54B	1	С		D17	PT54B	1	С		
C16	PT54A	1	Т	TDQS54	C16	PT54A	1	Т	TDQS54	
B19	PT53B	1	С		B19	PT53B	1	С		
GND	GND1	1			GND	GND1	1			
A20	PT53A	1	Т		A20	PT53A	1	Т		
E17	PT52B	1	С		E17	PT52B	1	С		
C17	PT52A	1	Т		C17	PT52A	1	Т		
F16	PT51B	1	С		F16	PT51B	1	С		
E16	PT51A	1	Т		E16	PT51A	1	Т		
F15	PT50B	1	С		F15	PT50B	1	С		
D16	PT50A	1	Т		D16	PT50A	1	Т		
B18	PT49B	1	С		B18	PT49B	1	С		
GND	GND1	1			GND	GND1	1			
A19	PT49A	1	Т		A19	PT49A	1	Т		
B17	PT48B	1	С		B17	PT48B	1	С		
A18	PT48A	1	Т		A18	PT48A	1	Т		
B16	PT47B	1	С		B16	PT47B	1	С		



LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

	LFEC20/LFECP20					LFECP/EC33					
Ball Number	Ball Function	Bank	LVDS	Dual Function	Ball Number	Ball Function	Bank	LVDS	Dual Function		
Y19	NC	-			Y19	PR65A	3	Т	RDQS65		
AA23	NC	-			AA23	PR64B	3	С			
-	-	-			GND	GND3	3				
AA22	NC	-			AA22	PR64A	3	Т			
AB23	NC	-			AB23	PR63B	3	С			
AB24	NC	-			AB24	PR63A	3	Т			
Y21	NC	-			Y21	PR62B	3	С			
AA21	NC	-			AA21	PR62A	3	Т			
Y23	NC	-			Y23	PR61B	3	С			
Y22	NC	-			Y22	PR61A	3	Т			
AA24	NC	-			AA24	PR60B	3	С			
-	-	-			GND	GND3	3				
Y24	NC	-			Y24	PR60A	3	Т			
AC25	PR47B	3	С		AC25	PR59B	3	С			
AC26	PR47A	3	Т		AC26	PR59A	3	Т			
AB25	PR46B	3	С		AB25	PR58B	3	С			
AA25	PR46A	3	Т		AA25	PR58A	3	Т			
AB26	PR45B	3	С		AB26	PR57B	3	С			
AA26	PR45A	3	Т	RDQS45	AA26	PR57A	3	Т	RDQS57		
W23	PR44B	3	С	RLM0_PLLC_IN_A	W23	PR56B	3	С	RLM0_PLLC_IN_A		
GND	GND3	3			GND	GND3	3				
W24	PR44A	3	Т	RLM0_PLLT_IN_A	W24	PR56A	3	Т	RLM0_PLLT_IN_A		
W22	PR43B	3	С	RLM0_PLLC_FB_A	W22	PR55B	3	С	RLM0_PLLC_FB_A		
W21	PR43A	3	Т	RLM0_PLLT_FB_A	W21	PR55A	3	Т	RLM0_PLLT_FB_A		
Y25	PR42B	3	С	DI/CSSPIN	Y25	PR54B	3	С	DI/CSSPIN		
Y26	PR42A	3	Т	DOUT/CSON	Y26	PR54A	3	Т	DOUT/CSON		
W25	PR41B	3	С	BUSY/SISPI	W25	PR53B	3	С	BUSY/SISPI		
W26	PR41A	3	Т	D7/SPID0	W26	PR53A	3	Т	D7/SPID0		
V24	CFG2	3			V24	CFG2	3				
V21	CFG1	3			V21	CFG1	3				
V23	CFG0	3			V23	CFG0	3				
V22	PROGRAMN	3			V22	PROGRAMN	3				
V20	CCLK	3			V20	CCLK	3				
V25	INITN	3			V25	INITN	3				
U20	DONE	3			U20	DONE	3				
V26	PR39B	3	С		V26	PR51B	3	С			
GND	GND3	3			GND	GND3	3				
U26	PR39A	3	Т		U26	PR51A	3	Т			
U24	PR38B	3	С		U24	PR50B	3	С			
U25	PR38A	3	Т		U25	PR50A	3	Т			
U23	PR37B	3	С		U23	PR49B	3	С			
U22	PR37A	3	Т		U22	PR49A	3	Т			



LFECP/EC20, LFECP/EC33 Logic Signal Connections: 672 fpBGA (Cont.)

	LFEC20/LFECP20					LFECP/EC33					
Ball Number	Ball Function	Bank	LVDS	Dual Function	Ball Number	Ball Function	Bank	LVDS	Dual Function		
A21	PT51A	1	Т		A21	PT51A	1	Т			
E17	PT50B	1	С		E17	PT50B	1	С			
B17	PT50A	1	Т		B17	PT50A	1	Т			
C17	PT49B	1	С		C17	PT49B	1	С			
GND	GND1	1			GND	GND1	1				
D17	PT49A	1	Т		D17	PT49A	1	Т			
F17	PT48B	1	С		F17	PT48B	1	С			
E20	PT48A	1	Т		E20	PT48A	1	Т			
G17	PT47B	1	С		G17	PT47B	1	С			
B20	PT47A	1	Т		B20	PT47A	1	Т			
E16	PT46B	1	С		E16	PT46B	1	С			
A20	PT46A	1	Т	TDQS46	A20	PT46A	1	Т	TDQS46		
A19	PT45B	1	С		A19	PT45B	1	С			
GND	GND1	1			GND	GND1	1				
B19	PT45A	1	Т		B19	PT45A	1	Т			
D16	PT44B	1	С		D16	PT44B	1	С			
C16	PT44A	1	Т		C16	PT44A	1	Т			
F16	PT43B	1	С		F16	PT43B	1	С			
A18	PT43A	1	Т		A18	PT43A	1	Т			
G16	PT42B	1	С		G16	PT42B	1	С			
B18	PT42A	1	Т		B18	PT42A	1	Т			
A17	PT41B	1	С		A17	PT41B	1	С			
GND	GND1	1			GND	GND1	1				
A16	PT41A	1	Т		A16	PT41A	1	Т			
D15	PT40B	1	С		D15	PT40B	1	С			
B16	PT40A	1	Т		B16	PT40A	1	Т			
E15	PT39B	1	С		E15	PT39B	1	С			
C15	PT39A	1	Т		C15	PT39A	1	Т			
F15	PT38B	1	С		F15	PT38B	1	С			
G15	PT38A	1	Т	TDQS38	G15	PT38A	1	Т	TDQS38		
B15	PT37B	1	С		B15	PT37B	1	С			
GND	GND1	1			GND	GND1	1				
A15	PT37A	1	Т		A15	PT37A	1	Т			
E14	PT36B	1	С		E14	PT36B	1	С			
G14	PT36A	1	Т		G14	PT36A	1	Т			
D14	PT35B	1	С	VREF2_1	D14	PT35B	1	С	VREF2_1		
E13	PT35A	1	Т	VREF1_1	E13	PT35A	1	Т	VREF1_1		
F14	PT34B	1	С		F14	PT34B	1	С			
C14	PT34A	1	Т		C14	PT34A	1	Т			
B14	PT33B	0	С	PCLKC0_0	B14	PT33B	0	С	PCLKC0_0		
GND	GND0	0			GND	GND0	0				
A14	PT33A	0	Т	PCLKT0_0	A14	PT33A	0	Т	PCLKT0_0		



Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following located on the Lattice website at <u>www.latticesemi.com</u>.

- Thermal Management document
- Technical Note TN1052 Power Estimation and Management for LatticeECP/EC and LatticeXP Devices
- Power Calculator tool included with Lattice's ispLEVER design tool, or as a standalone download from <u>www.latticesemi.com/software</u>



LatticeECP/EC Family Data Sheet Ordering Information

September 2012

Data Sheet

Part Number Description



Ordering Information

Note:pLatticeECP/EC devices are dual marked. For example, the commercial speed grade LFEC20E-4F484C is also marked with industrial grade -3I (LFEC20E-3F484I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:

Lattice
LFEC20E- 4F484C-3I
Datecode

^{© 2012} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LatticeECP Commercial (Continued)

Part Number	I/Os	Grade	Package	Pins/Balls	Temp.	LUTs
LFECP33E-3FN484C	360	-3	Lead-Free fpBGA	484	COM	32.8K
LFECP33E-4FN484C	360	-4	Lead-Free fpBGA	484	COM	32.8K
LFECP33E-5FN484C	360	-5	Lead-Free fpBGA	484	COM	32.8K

LatticeEC Industrial

Part Number	I/Os	Grade	Package	Pins/Balls	Temp.	LUTs
LFEC1E-3QN208I	112	-3	Lead-Free PQFP	208	IND	1.5K
LFEC1E-4QN208I	112	-4	Lead-Free PQFP	208	IND	1.5K
LFEC1E-3TN144I	97	-3	Lead-Free TQFP	144	IND	1.5K
LFEC1E-4TN144I	97	-4	Lead-Free TQFP	144	IND	1.5K
LFEC1E-3TN100I	67	-3	Lead-Free TQFP	100	IND	1.5K
LFEC1E-4TN100I	67	-4	Lead-Free TQFP	100	IND	1.5K

Part Number	I/Os	Grade	Package	Pins/Balls	Temp.	LUTs
LFEC3E-3FN256I	160	-3	Lead-Free fpBGA	256	IND	3.1K
LFEC3E-4FN256I	160	-4	Lead-Free fpBGA	256	IND	3.1K
LFEC3E-3QN208I	145	-3	Lead-Free PQFP	208	IND	3.1K
LFEC3E-4QN208I	145	-4	Lead-Free PQFP	208	IND	3.1K
LFEC3E-3TN144I	97	-3	Lead-Free TQFP	144	IND	3.1K
LFEC3E-4TN144I	97	-4	Lead-Free TQFP	144	IND	3.1K
LFEC3E-3TN100I	67	-3	Lead-Free TQFP	100	IND	3.1K
LFEC3E-4TN100I	67	-4	Lead-Free TQFP	100	IND	3.1K

Part Number	I/Os	Grade	Package	Pins/Balls	Temp.	LUTs
LFEC6E-3FN484I	224	-3	Lead-Free fpBGA	484	IND	6.1K
LFEC6E-4FN484I	224	-4	Lead-Free fpBGA	484	IND	6.1K
LFEC6E-3FN256I	195	-3	Lead-Free fpBGA	256	IND	6.1K
LFEC6E-4FN256I	195	-4	Lead-Free fpBGA	256	IND	6.1K
LFEC6E-3QN208I	147	-3	Lead-Free PQFP	208	IND	6.1K
LFEC6E-4QN208I	147	-4	Lead-Free PQFP	208	IND	6.1K
LFEC6E-3TN144I	97	-3	Lead-Free TQFP	144	IND	6.1K
LFEC6E-4TN144I	97	-4	Lead-Free TQFP	144	IND	6.1K

Part Number	I/Os	Grade	Package	Pins/Balls	Temp.	LUTs
LFEC10E-3FN484I	288	-3	Lead-Free fpBGA	484	IND	10.2K
LFEC10E-4FN484I	288	-4	Lead-Free fpBGA	484	IND	10.2K
LFEC10E-3FN256I	195	-3	Lead-Free fpBGA	256	IND	10.2K
LFEC10E-4FN256I	195	-4	Lead-Free fpBGA	256	IND	10.2K
LFEC10E-3QN208I	147	-3	Lead-Free PQFP	208	IND	10.2K
LFEC10E-4QN208I	147	-4	Lead-Free PQFP	208	IND	10.2K