# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	4MHz
Connectivity	SPI
Peripherals	POR, WDT
Number of I/O	15
Program Memory Size	1KB (512 x 16)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	-
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90s1200-4pc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Oscillator Connections



Note: When using the MCU Oscillator as a clock for an external device, an HC buffer should be connected as indicated in the figure.





**On-chip RC Oscillator** An On-chip RC Oscillator running at a fixed frequency of 1 MHz can be selected as the MCU clock source. If enabled, the AT90S1200 can operate with no external components. A control bit (RCEN) in the Flash Memory selects the On-chip RC Oscillator as the clock source when programmed ("0"). The AT90S1200 is normally shipped with this bit unprogrammed ("1"). Parts with this bit programmed can be ordered as AT90S1200A. The RCEN-bit can be changed by parallel programming only. When using the On-chip RC Oscillator for Serial Program downloading, the RCEN bit must be programmed in Parallel Programming mode first.



During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the stack. The stack is a 3-level-deep hardware stack dedicated for subroutines and interrupts.

The I/O memory space contains 64 addresses for CPU peripheral functions such as Control Registers, Timer/Counters, A/D Converters and other I/O functions. The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

# General Purpose Register File

Figure 5 shows the structure of the 32 general purpose registers in the CPU.

Figure 5. AVR CPU General Purpose Working Registers

General Purpose Working Registers

-	7 0	)
	R0	
	R1	
	R2	
	R28	
	R29	
	R30 (Z-Register)	
	R31	

All the register operating instructions in the instruction set have direct and single cycle access to all registers. The only exception is the five constant arithmetic and logic instructions SBCI, SUBI, CPI, ANDI, ORI between a constant and a register and the LDI instruction for load immediate constant data. These instructions apply to the second half of the registers in the register file (R16..R31). The general SBC, SUB, CP, AND, OR and all other operations between two registers or on a single register apply to the entire register file.

Register 30 also serves as an 8-bit pointer for indirect address of the register file.

ALU – Arithmetic Logic Unit The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, ALU operations between registers in the register file are executed. The ALU operations are divided into three main categories – arithmetic, logic and bit-functions.

In-SystemThe AT90S1200 contains 1K bytes On-chip In-System Programmable Flash memory for<br/>program storage. Since all instructions are single 16-bit words, the Flash is organized as<br/>512 x 16. The Flash memory has an endurance of at least 1000 write/erase cycles.

The AT90S1200 Program Counter is 9 bits wide, thus addressing the 512 words Flash program memory.

See page 37 for a detailed description on Flash data downloading.



Operands are contained in register r (Rr) and d (Rd). The result is stored in register d (Rd).

I/O Direct

Figure 9. I/O Direct Addressing



Operand address is contained in 6 bits of the instruction word. n is the destination or source register address.

Relative Program Addressing, RJMP and RCALL Figure 10. Relative Program Memory Addressing



Program execution continues at address PC + k + 1. The relative address k is -2048 to 2047.

**Subroutine and Interrupt Hardware Stack** The AT90S1200 uses a 3 level deep hardware stack for subroutines and interrupts. The hardware stack is 9 bits wide and stores the Program Counter (PC) return address while subroutines and interrupts are executed.

RCALL instructions and interrupts push the PC return address onto stack level 0, and the data in the other stack levels 1 - 2 are pushed one level deeper in the stack. When a RET or RETI instruction is executed the returning PC is fetched from stack level 0, and the data in the other stack levels 1 - 2 are popped one level in the stack.

If more than three subsequent subroutine calls or interrupts are executed, the first values written to the stack are overwritten.

8



## I/O Memory

The I/O space definition of the AT90S1200 is shown in the following table.

Table 1.	The AT90S1200 I/O Space	
----------	-------------------------	--

Address Hex	Name	Function
\$3F	SREG	Status REGister
\$3B	GIMSK	General Interrupt MaSK register
\$39	TIMSK	Timer/Counter Interrupt MaSK register
\$38	TIFR	Timer/Counter Interrupt Flag register
\$35	MCUCR	MCU general Control Register
\$33	TCCR0	Timer/Counter0 Control Register
\$32	TCNT0	Timer/Counter0 (8-bit)
\$21	WDTCR	Watchdog Timer Control Register
\$1E	EEAR	EEPROM Address Register
\$1D	EEDR	EEPROM Data Register
\$1C	EECR	EEPROM Control Register
\$18	PORTB	Data Register, Port B
\$17	DDRB	Data Direction Register, Port B
\$16	PINB	Input Pins, Port B
\$12	PORTD	Data Register, Port D
\$11	DDRD	Data Direction Register, Port D
\$10	PIND	Input Pins, Port D
\$08	ACSR	Analog Comparator Control and Status Register

Note: Reserved and unused locations are not shown in the table.

All AT90S1200 I/Os and peripherals are placed in the I/O space. The different I/O locations are accessed by the IN and OUT instructions transferring data between the 32 general purpose working registers and the I/O space. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set chapter for more details.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

The different I/O and peripherals control registers are explained in the following sections.

#### Status Register – SREG

The AVR status register (SREG) at I/O space location \$3F is defined as:



#### • Bit 7 – I: Global Interrupt Enable

The global interrupt enable bit must be set (one) for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the global interrupt enable bit is cleared (zero), none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts.

#### • Bit 6 – T: Bit Copy Storage

The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source and destination for the operated bit. A bit from a register in the register file can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the register file by the BLD instruction.

#### • Bit 5 – H: Half-carry Flag

The half-carry flag H indicates a half carry in some arithmetic operations. See the Instruction Set description for detailed information.

#### • Bit 4 – S: Sign Bit, S = N⊕V

The S-bit is always an exclusive or between the negative flag N and the two's complement overflow flag V. See the Instruction Set description for detailed information.

#### • Bit 3 – V: Two's Complement Overflow Flag

The two's complement overflow flag V supports two's complement arithmetics. See the Instruction Set description for detailed information.

#### • Bit 2 – N: Negative Flag

The negative flag N indicates a negative result after the different arithmetic and logic operations. See the Instruction Set description for detailed information.

#### • Bit 1 – Z: Zero Flag

The zero flag Z indicates a zero result after the different arithmetic and logic operations. See the Instruction Set description for detailed information.

#### • Bit 0 – C: Carry Flag

The carry flag C indicates a carry in an arithmetic or logic operation. See the Instruction Set description for detailed information.

Note that the status register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt routine. This must be handled by software.



Figure 13. Reset Logic



**Table 3.** Reset Characteristics ( $V_{CC} = 5.0V$ )

Symbol	Parameter	Min	Тур	Max	Units
V (1)	Power-on Reset Threshold Voltage (rising)	0.8	1.2	1.6	V
V POT	Power-on Reset Threshold Voltage (falling)	0.2	0.4	0.6	V
V <sub>RST</sub>	Pin Threshold Voltage	_	_	0.85 V <sub>CC</sub>	V
t <sub>POR</sub>	Power-on Reset Period	2.0	3.0	4.0	ms
t <sub>TOUT</sub>	Reset Delay Time-out Period (The Time-out period equals 16K WDT cycles. See "Typical Characteristics" on page 51. for typical WDT frequency at different voltages).	11.0	16.0	21.0	ms

Note: 1. The Power-on Reset will not work unless the supply voltage has been below V<sub>POT</sub> (falling).

#### **Power-on Reset**

A Power-on Reset (POR) circuit ensures that the device is reset from power-on. As shown in Figure 13, an internal timer clocked from the Watchdog timer oscillator prevents the MCU from starting until after a certain period after  $V_{CC}$  has reached the Power-on Threshold voltage ( $V_{POT}$ ), regardless of the  $V_{CC}$  rise time (see Figure 14).

#### Figure 14. MCU Start-up, RESET Tied to V<sub>CC</sub>.



If the built-in start-up delay is sufficient,  $\overline{\text{RESET}}$  can be connected to  $V_{CC}$  directly or via an external pull-up resistor. By holding the  $\overline{\text{RESET}}$  pin low for a period after  $V_{CC}$  has





#### MCU Control Register – MCUCR

The MCU Control Register contains general microcontroller control bits for general MCU control functions.

Bit	7	6	5	4	3	2	1	0	_
\$35	-	-	SE	SM	-	-	ISC01	ISC00	MCUCR
Read/Write	R	R	R/W	R/W	R	R	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bits 7, 6 - Res: Reserved Bits

These bits are reserved bits in the AT90S1200 and always read as zero.

#### • Bit 5 – SE: Sleep Enable

The SE bit must be set (one) to make the MCU enter the Sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the Sleep mode unless it is the programmers purpose, it is recommended to set the Sleep Enable SE bit just before the execution of the SLEEP instruction.

#### • Bit 4 – SM: Sleep Mode

This bit selects between the two available sleep modes. When SM is cleared (zero), Idle mode is selected as sleep mode. When SM is set (one), Power-down mode is selected as sleep mode. For details, refer to the paragraph "Sleep Modes" on the following page.

#### • Bits 3, 2 - Res: Reserved Bits

These bits are reserved bits in the AT90S1200 and always read as zero.

#### • Bits 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask in the GIMSK register is set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 4.

ISC01	ISC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

Table 4. Interrupt 0 Sense Control

The value on the INT0 pin is sampled before detecting edges. If edge interrupt is selected, pulses with a duration longer than one CPU clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an interrupt request as long as the pin is held low.

# Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator that runs at 1 MHz. This is the typical value at  $V_{CC} = 5V$ . See characterization data for typical values at other  $V_{CC}$  levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted, see Table 6 for a detailed description. The WDR (Watchdog Reset) instruction resets the Watchdog Timer. Eight different clock cycle periods can be selected to determine the maximum period between two WDR instructions to prevent the Watchdog Timer from resetting the MCU. If the reset period expires without another WDR instruction, the AT90S1200 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to page 14.

#### Figure 20. Watchdog Timer



#### Watchdog Timer Control Register – WDTCR

Bit	7	6	5	4	3	2	1	0	_
\$21	-	-	-	-	WDE	WDP2	WDP1	WDP0	WDTCR
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## • Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the AT90S1200 and will always read as zero.

#### • Bit 3 – WDE: Watchdog Enable

When the WDE is set (one) the Watchdog Timer is enabled, and if the WDE is cleared (zero) the Watchdog Timer function is disabled.

## • Bits 2..0 – WDP2..0: Watchdog Timer Prescaler 2, 1 and 0

The WDP2..0 determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding timeout periods are shown in Table 6.





#### Port B as General Digital I/O All eight pins in Port B have equal functionality when used as digital I/O pins.

PBn, General I/O pin: The DDBn bit in the DDRB Register selects the direction of this pin, if DDBn is set (one), PBn is configured as an output pin. If DDBn is cleared (zero), PBn is configured as an input pin. If PORTBn is set (one) and the pin is configured as an input pin, the MOS pull-up resistor is activated. To switch the pull-up resistor off, PORTBn has to be cleared (zero) or the pin has to be configured as an output pin. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not active.

DDBn	PORTBn	I/O	Pull-up	Comment
0	0	Input	No	Tri-state (High-Z)
0	1	Input	Yes	PBn will source current if ext. pulled low.
1	0	Output	No	Push-pull Zero Output
1	1	Output	No	Push-pull One Output

#### Table 9. DDBn Effect on Port B Pins

Note: n: 7,6...0, pin number.

Alternate Functions of Port B

The alternate pin functions of Port B are:

#### • SCK – Port B, Bit 7

SCK, Clock Input pin for memory up/downloading.

#### • MISO – Port B, Bit 6

MISO, Data Output pin for memory uploading.

#### • MOSI – Port B, Bit 5

MOSI, Data Input pin for memory downloading.

#### • AIN1 – Port B, Bit 1

AIN1, Analog Comparator Negative Input. When configured as an input (DDB1 is cleared [zero]) and with the internal MOS pull-up resistor switched off (PB1 is cleared [zero]), this pin also serves as the negative input of the On-chip Analog Comparator.

#### • AIN0 – Port B, Bit 0

AINO, Analog Comparator Positive Input. When configured as an input (DDB0 is cleared [zero]) and with the internal MOS pull-up resistor switched off (PB0 is cleared [zero]), this pin also serves as the positive input of the On-chip Analog Comparator.



Figure 28. Port D Schematic Diagram (Pin PD2)







36 **AT90S1200** 



Programming the EEPROM	The programming algorithm for the EEPROM data memory is as follows (refer to "Pro- gramming the Flash" for details on command, address and data loading):					
	1. A: Load Command "0001 0001".					
	2. C: Load Address Low Byte (\$00 - \$3F).					
	3. D: Load Data Low Byte (\$00 - \$FF).					
	4. E: Write Data Low Byte.					
Reading the EEPROM	The algorithm for reading the EEPROM memory is as follows (refer to "Programming the Flash" for details on command and address loading):					
	1. A: Load Command "0000 0011".					
	2. C: Load Address Low Byte (\$00 - \$3F).					
	3. Set $\overline{OE}$ to "0", and BS to "0". The EEPROM data byte can now be read at DATA.					
	4. Set OE to "1".					
Programming the Fuse Bits	The algorithm for programming the Fuse bits is as follows (refer to "Programming the Flash" for details on command and data loading):					
	1. A: Load Command "0100 0000".					
	2. D: Load Data Low Byte. Bit $n = 0^{\circ}$ programs and bit $n = 1^{\circ}$ erases the Fuse bit.					
	Bit 5 = SPIEN Fuse Bit 0 = RCEN Fuse					
	Bit 7 - 6, 4 - 1 = "1". These bits are reserved and should be left unprogrammed ("1").					
	<ol> <li>Give WR a t<sub>WLWH_PFB</sub> wide negative pulse to execute the programming; t<sub>WLWH_PFB</sub> is found in Table 17. Programming the Fuse bits does not generate any activity on the RDY/BSY pin.</li> </ol>					
Programming the Lock Bits	The algorithm for programming the Lock bits is as follows (refer to "Programming the					
	Flash" for details on command and data loading):					
	Flash" for details on command and data loading): 1. A: Load Command "0010 0000".					
	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit.</li> </ul>					
	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1</li> </ul>					
	<ol> <li>Flash" for details on command and data loading):</li> <li>A: Load Command "0010 0000".</li> <li>D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> </ol>					
	<ol> <li>Flash" for details on command and data loading):</li> <li>A: Load Command "0010 0000".</li> <li>D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>E: Write Data Low Byte.</li> </ol>					
	<ol> <li>Flash" for details on command and data loading):</li> <li>A: Load Command "0010 0000".</li> <li>D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>E: Write Data Low Byte. The Lock bits can only be cleared by executing Chip Erase.</li> </ol>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte. The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte. The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte.</li> <li>The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", and BS to "1". The status of Fuse and Lock bits can now be read at DATA ("0" means programmed).</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte.</li> <li>The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", and BS to "1". The status of Fuse and Lock bits can now be read at DATA ("0" means programmed). Bit 7 = Lock Bit1 Dit 0 = Lock Bit1</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte. The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", and BS to "1". The status of Fuse and Lock bits can now be read at DATA ("0" means programmed). Bit 7 = Lock Bit1 Bit 6 = Lock Bit2 Bit 5 = SPIEN Fuse</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte.</li> <li>The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", and BS to "1". The status of Fuse and Lock bits can now be read at DATA ("0" means programmed). Bit 7 = Lock Bit1 Bit 6 = Lock Bit2 Bit 5 = SPIEN Fuse Bit 0 = RCEN Fuse</li> </ul>					
Reading the Fuse and Lock Bits	<ul> <li>Flash" for details on command and data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 2 = Lock Bit2 Bit 1 = Lock Bit1 Bit 7 - 3, 0 = "1". These bits are reserved and should be left unprogrammed ("1").</li> <li>3. E: Write Data Low Byte.</li> <li>The Lock bits can only be cleared by executing Chip Erase.</li> <li>The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 39 for details on command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", and BS to "1". The status of Fuse and Lock bits can now be read at DATA ("0" means programmed). Bit 7 = Lock Bit1 Bit 6 = Lock Bit2 Bit 5 = SPIEN Fuse Bit 0 = RCEN Fuse</li> <li>3. Set OE to "1".</li> </ul>					

Observe especially that BS needs to be set to "1".

#### **Reading the Signature Bytes**

**Parallel Programming** 

**Characteristics** 

The algorithm for reading the signature bytes is as follows (refer to "Programming the Flash" on page 39 for details on command and address loading):

- 1. A: Load Command "0000 1000".
- 2. C: Load Address Low Byte (\$00 \$02).

Set OE to "0", and BS to "0". The selected signature byte can now be read at DATA. Set OE to "1".

Figure 33. Parallel Programming Timing



Table 17.	Parallel Programming	Characteristics,	$T_A = 25^{\circ}C \pm$	10%, $V_{CC} = 5V \pm 1$	0%
-----------	----------------------	------------------	-------------------------	--------------------------	----

Symbol	Parameter	Min	Тур	Max	Units
V <sub>PP</sub>	Programming Enable Voltage	11.5		12.5	V
I <sub>PP</sub>	Programming Enable Current			250.0	μA
t <sub>DVXH</sub>	Data and Control Setup before XTAL1 High	67.0			ns
t <sub>XHXL</sub>	XTAL1 Pulse Width High	67.0			ns
t <sub>XLDX</sub>	Data and Control Hold after XTAL1 Low	67.0			ns
t <sub>XLWL</sub>	XTAL1 Low to WR Low	67.0			ns
t <sub>BVWL</sub>	BS Valid to WR Low	67.0			ns
t <sub>RHBX</sub>	BS Hold after RDY/BSY High	67.0			ns
t <sub>wLWH</sub>	WR Pulse Width Low <sup>(1)</sup>	67.0			ns
t <sub>WHRL</sub>	WR High to RDY/BSY Low <sup>(2)</sup>		20.0		ns
t <sub>wLRH</sub>	WR Low to RDY/BSY High <sup>(2)</sup>	0.5	0.7	0.9	ms
t <sub>XLOL</sub>	XTAL1 Low to OE Low	67.0			ns
t <sub>OLDV</sub>	OE Low to DATA Valid		20.0		ns
t <sub>OHDZ</sub>	OE High to DATA Tri-stated			20.0	ns
t <sub>WLWH_CE</sub>	WR Pulse Width Low for Chip Erase	5.0	10.0	15.0	ms
t <sub>WLWH_PFB</sub>	WR Pulse Width Low for Programming the Fuse Bits	1.0	1.5	1.8	ms

Notes:





#### Figure 35. Serial Programming Waveforms



		Instructio	on Format		
Instruction	Byte 1	Byte 2	Byte 3	Byte4	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	XXXX XXXX	Enable serial programming while <b>RESET</b> is low.
Chip Erase	1010 1100	100x xxxx	XXXX XXXX	XXXX XXXX	Chip erase both Flash and EEPROM memory arrays.
Read Program Memory	0010 <b>H</b> 000	0000 000 <b>a</b>	bbbb bbbb	0000 0000	Read <b>H</b> (high or low) byte <b>o</b> from program memory at word address <b>a</b> : <b>b</b> .
Write Program Memory	0100 <b>H</b> 000	0000 000 <b>a</b>	bbbb bbbb	iiii iiii	Write <b>H</b> (high or low) byte <b>i</b> to program memory at word address <b>a</b> : <b>b</b> .
Read EEPROM Memory	1010 0000	0000 0000	00 <b>bb bbbb</b>	0000 0000	Read data <b>o</b> from EEPROM memory at address <b>b</b> .
Write EEPROM Memory	1100 0000	0000 0000	00 <b>bb bbbb</b>	iiii iiii	Write data <b>i</b> to EEPROM memory at address <b>b</b> .
Write Lock Bits	1010 1100	1111 1 <b>21</b> 1	xxxx xxxx	xxxx xxxx	Write Lock bits. Set bits <b>1</b> , <b>2</b> = "0" to program Lock bits.
Read Signature Byte	0011 0000	xxxx xxxx	xxxx xx <b>bb</b>	0000 0000	Read signature byte <b>o</b> from address <b>b</b> . <sup>(1)</sup>

Note: **a** = address high bits, **b** = address low bits, **H** = 0 – Low byte, 1 – High byte, **o** = data out, **i** = data in, x = don't care, 1 = Lock Bit 1, 2 = Lock Bit 2

Note: 1. The signature bytes are not readable in lock mode 3 (i.e., both Lock bits programmed).



# External Clock Drive Waveforms

Figure 37. External Clock Drive



# **External Clock Drive**

#### Table 23. External Clock Drive

		V <sub>CC</sub> = 2.7V to 4.0V		V <sub>CC</sub> = 4.0V to 6.0V		
Symbol	Parameter	Min	Max	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	4.0	0	12.0	MHz
t <sub>CLCL</sub>	Clock Period	250.0		83.3		ns
t <sub>CHCX</sub>	High Time	100.0		33.3		ns
t <sub>CLCX</sub>	Low Time	100.0		33.3		ns
t <sub>CLCH</sub>	Rise Time		1.6		0.5	μs
t <sub>CHCL</sub>	Fall Time		1.6		0.5	μs



Figure 41. Idle Supply Current vs. Frequency









Figure 49. Analog Comparator Offset Voltage vs. Common Mode Voltage









Figure 57. I/O Pin Input Threshold Voltage vs. V<sub>CC</sub>











# Instruction Set Summary (Continued)

Mnemonic	Operands	Description	Operation	Flags	# Clocks			
BIT AND BIT-TEST INSTRUCTIONS								
SBI	P, b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2			
CBI	P, b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2			
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1			
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1			
ROL	Rd	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1			
ROR	Rd	Rotate Right through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1			
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n = 06	Z,C,N,V	1			
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1			
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1			
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1			
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1			
BLD	Rd, b	Bit Load from T to Register	$Rd(b) \leftarrow T$	None	1			
SEC		Set Carry	C ← 1	С	1			
CLC		Clear Carry	$C \leftarrow 0$	С	1			
SEN		Set Negative Flag	N ← 1	N	1			
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1			
SEZ		Set Zero Flag	Z ← 1	Z	1			
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1			
SEI		Global Interrupt Enable	← 1	1	1			
CLI		Global Interrupt Disable	$I \leftarrow 0$	1	1			
SES		Set Signed Test Flag	S ← 1	S	1			
CLS		Clear Signed Test Flag	S ← 0	S	1			
SEV		Set Two's Complement Overflow	V ← 1	V	1			
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1			
SET		Set T in SREG	T ← 1	Т	1			
CLT		Clear T in SREG	T ← 0	Т	1			
SEH		Set Half-carry Flag in SREG	H ← 1	Н	1			
CLH		Clear Half-carry Flag in SREG	$H \leftarrow 0$	Н	1			
NOP		No Operation		None	1			
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1			
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1			



20Y, 20-lead Plastic Shrink Small Outline (SSOP), 5.3mm body Width. Dimensions in Millimeters and (inches)\*



\*Controlling dimension: millimeters

REV. A 04/11/2001

20Y



#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Memory Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Atmel Heilbronn Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

