

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	78
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 14x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFLGA (5.5x5.5)
Supplier Device Package	100-TFLGA (5.5x5.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56308cdla-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56308cdla-u0</a>

**Table 1.5 List of Pins and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/5)**

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
A1	AVSS0						
A2	AVCC0						
A3	VREFL0						
A4		P42				IRQ10-DS	AN002
A5		P46				IRQ14-DS	AN006
A6	VCC						
A7	VSS						
A8		P94	A20/D20				
A9		PK0					
A10		P97	A23/D23				
A11		PD6	D6[A6/D6]	MTIC5V/POE1#	SSLC2	IRQ6	AN6
A12		P60	CS0#		SCK9		
A13		P63	CS3#				
A14		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB		ANEX1
A15		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RXDX12/SSLB3/ MOSIB	IRQ7-DS	AN0
B1		P05				IRQ13	DA1
B2		P07				IRQ15	ADTRG0#
B3		P40				IRQ8-DS	AN000
B4		P41				IRQ9-DS	AN001
B5		P47				IRQ15-DS	AN007
B6		P91	A17/D17		SCK7		AN015
B7		P92	A18/D18		RXD7/SMISO7/SSCL7		AN016
B8		PD1	D1[A1/D1]	MTIOC4B/TIOCB7/ TCLKG	MOSIC/CTX0	IRQ1	AN009
B9		P96	A22/D22				
B10		PD4	D4[A4/D4]	POE3#	SSLC0	IRQ4	AN012
B11		PG1	D25				
B12		PK3			RXD9/SMISO9/SSCL9		
B13		P64	CS4#				
B14		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0
B15		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN1
C1	VREFL						
C2	VREFH						
C3	VREFH0						
C4		P43				IRQ11-DS	AN003
C5		P45				IRQ13-DS	AN005
C6		P90	A16/D16		TXD7/SMOSI7/SSDA7		AN014
C7		PD0	D0[A0/D0]	TIOCA7		IRQ0	AN008
C8		PD2	D2[A2/D2]	MTIOC4D/TIOCA8	MISOC/CRX0	IRQ2	AN010
C9		PD3	D3[A3/D3]	TIOCB8/TCLKH/POE8#	RSPCKC	IRQ3	AN011
C10		PG0	D24				
C11		PK2			TXD9/SMOSI9/SSDA9		
C12		P62	CS2#				

**Table 1.6 List of Pins and Pin Functions (176-Pin LQFP) (1/5)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
1	AVSS0						
2		P05				IRQ13	DA1
3	VREFH						
4		P03				IRQ11	DA0
5	VREFL						
6		P02		TMCI1	SCK6	IRQ10	AN020
7		P01		TMCI0	RXD6/SMISO6/SSCL6	IRQ9	AN019
8		P00		TMRI0	TXD6/SMOSI6/SSDA6	IRQ8	AN018
9		PF5				IRQ4	
10	EMLE						
11		PJ5					
12	VSS						
13		PJ3		MTIOC3C	CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0#		
14	VCL						
15	VBATT						
16	NC						
17	TRST#	PF4					
18	MD/FINED						
19	XCIN						
20	XCOUT						
21	RES#						
22	XTAL	P37					
23	VSS						
24	EXTAL	P36					
25	VCC						
26		P35				NMI	
27		P34		MTIOC0A/TMCI3/PO12/ POE2#	SCK6/SCK0	IRQ4	
28		P33		MTIOC0D/TIOCD0/ TMRI3/PO11/POE3#	RXD6/RXD0/SMISO6/ SMISO0/SSCL6/SSCL0/ CRX0	IRQ3-DS	
29		P32		MTIOC0C/TIOCC0/TMO3/ PO10/RTCOUT/RTCIC2	TXD6/TXDO/SMOSI6/ SMOSI0/SSDA6/SSDA0/ CTX0	IRQ2-DS	
30	TMS	PF3					
31	TDI	PF2			RXD1/SMISO1/SSCL1		
32		P31		MTIOC4D/TMCI2/PO9/ RTCIC1	CTS1#/RTS1#/SS1#/ SSLB0	IRQ1-DS	
33		P30		MTIOC4B/TMRI3/PO8/ RTCIC0/POE8#	RXD1/SMISO1/SSCL1/ MISOB	IRQ0-DS	
34	TCK/FINEC	PF1			SCK1		
35	TDO	PF0			TXD1/SMOSI1/SSDA1		
36		P27	CS7#	MTIOC2B/TMCI3/PO7	SCK1/RSPCKB		
37		P26	CS6#	MTIOC2A/TMO1/PO6	TXD1/CTS3#/RTS3#/ SMOSI1/SS3#/SSDA1/ MOSIB		
38		P25	CS5#	MTIOC4C/MTCLKB/ TIOCA4/PO5	RXD3/SMISO3/SSCL3		ADTRG0#
39		PH5					
40		P24	CS4#	MTIOC4A/MTCLKA/ TIOCB4/TMRI1/PO4	SCK3		

**Table 1.6 List of Pins and Pin Functions (176-Pin LQFP) (3/5)**

Pin Number 176-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
76		PC7	A23/CS0#	MTIOC3A/MTCLKB/ TIOCB6/TMO2/PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
77		PC6	A22/CS1#	MTIOC3C/MTCLKA/ TIOCA6/TMC12/PO30	RXD8/SMISO8/SSCL8/ MOSIA	IRQ13	
78		PC5	A21/CS2#/ WAIT#	MTIOC3B/MTCLKD/ TIOCD6/TCLKF/TMRI2/ PO29	SCK8/RSPCKA		
79		P82		MTIOC4A/PO28	TXD10/SMOSI10/SSDA10		
80		P81		MTIOC3D/PO27	RXD10/SMISO10/ SSCL10		
81		P80		MTIOC3B/PO26	SCK10		
82		PC4	A20/CS3#	MTIOC3D/MTCLKC/ TIOCC6/TCLKE/TMC11/ PO25/POE0#	SCK5/CTS8#/RTS8#/ SS8#/SSLA0		
83		PC3	A19	MTIOC4D/TCLKB/PO24	TXD5/SMOSI5/SSDA5/ IETXD		
84		P77	CS7#	PO23	TXD11/SMOSI11/SSDA11		
85		P76	CS6#	PO22	RXD11/SMISO11/SSCL11		
86		PC2	A18	MTIOC4B/TCLKA/PO21	RXD5/SMISO5/SSCL5/ SSLA3/IERXD		
87		P75	CS5#	PO20	SCK11		
88		P74	CS4#	PO19	CTS11#/RTS11#/SS11#		
89		PC1	A17	MTIOC3A/TCLKD/PO18	SCK5/SSLA2/SDA3	IRQ12	
90		PL1					
91		PC0	A16	MTIOC3C/TCLKC/PO17	CTS5#/RTS5#/SS5#/ SSLA1/SCL3	IRQ14	
92		PL0					
93		P73	CS3#	PO16			
94		PB7	A15	MTIOC3B/TIOCB5/PO31	TXD9/SMOSI9/SSDA9		
95		PB6	A14	MTIOC3D/TIOCA5/PO30	RXD9/SMISO9/SSCL9		
96		PB5	A13	MTIOC2A/MTIOC1B/ TIOCB4/TMRI1/PO29/ POE1#	SCK9		
97		PB4	A12	TIOCA4/PO28	CTS9#/RTS9#/SS9#		
98		PB3	A11	MTIOC0A/MTIOC4A/ TIOCD3/TCLKD/TMO0/ PO27/POE3#	SCK4/SCK6		
99		PB2	A10	TIOCC3/TCLKC/PO26	CTS4#/RTS4#/CTS6#/ RTS6#/SS4#/SS6#		
100		PB1	A9	MTIOC0C/MTIOC4C/ TIOCB3/TMC10/PO25	TXD4/TXD6/SMOSI4/ SMOSI6/SSDA4/SSDA6	IRQ4-DS	
101		P72	CS2#				
102		P71	CS1#				
103		PK7					
104		PB0	A8	MTIC5W/TIOCA3/PO24	RXD4/RXD6/SMISO4/ SMISO6/SSCL4/SSCL6/ RSPCKA	IRQ12	
105		PK6					
106		PA7	A7	TIOCB2/PO23	MISOA		
107		PA6	A6	MTIC5V/MTCLKB/ TIOCA2/TMC13/PO22/ POE2#	CTS5#/RTS5#/SS5#/ MOSIA		
108		PA5	A5	TIOCB1/PO21	RSPCKA		
109		PA4	A4	MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS	

**Table 1.6 List of Pins and Pin Functions (176-Pin LQFP) (4/5)**

Pin Number 176-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
110		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	RXD5/SMISO5/SSCL5	IRQ6-DS	
111	TRDATA3	PG7	D31				
112		PA2	A2	PO18	RXD5/SMISO5/SSCL5/ SSLA3		
113	TRDATA2	PG6	D30				
114		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0/PO17	SCK5/SSLA2	IRQ11	
115	VCC						
116	TRCLK	PG5	D29				
117	VSS						
118		PA0	A0/BC0#	MTIOC4A/TIOCA0/PO16	SSLA1		
119	TRSYNC#	PG4	D28				
120		P67	CS7#		CRX2*2	IRQ15	
121	TRDATA1	PG3	D27				
122		P66	CS6#		CTX2*2		
123	TRDATA0	PG2	D26				
124		P65	CS5#				
125		PE7	D15[A15/D15]	TIOCB11	MISOB	IRQ7	AN5
126		PE6	D14[A14/D14]	TIOCA11	CTS4#/RTS4#/SS4#/ MOSIB	IRQ6	AN4
127		PK5			TXD4/SMOSI4/SSDA4		
128		P70			SCK4		
129		PK4			RXD4/SMISO4/SSCL4		
130		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B/ TIOCB10	RSPCKB	IRQ5	AN3
131		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A/ TIOCA10/PO28	SSLB0		AN2
132		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN1
133		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RDXD12/SSLB3/ MOSIB	IRQ7-DS	AN0
134		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TDXD12/ SIOX12/SSLB2/RSPCKB		ANEX1
135		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0
136		P64	CS4#				
137		P63	CS3#				
138		P62	CS2#				
139		P61	CS1#		CTS9#/RTS9#/SS9#		
140		PK3			RXD9/SMISO9/SSCL9		
141		P60	CS0#		SCK9		
142		PK2			TXD9/SMOSI9/SSDA9		
143		PD7	D7[A7/D7]	MTIC5U/POE0#	SSLC3	IRQ7	AN7
144		PG1	D25				
145		PD6	D6[A6/D6]	MTIC5V/POE1#	SSLC2	IRQ6	AN6
146		PG0	D24				
147		PD5	D5[A5/D5]	MTIC5W/POE2#	SSLC1	IRQ5	AN013
148		PD4	D4[A4/D4]	POE3#	SSLC0	IRQ4	AN012
149		P97	A23/D23				
150		PD3	D3[A3/D3]	TIOCB8/TCLKH/POE8#	RSPCKC	IRQ3	AN011

**Table 4.1 List of I/O Registers (Address Order) (14/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8101h	TPUA	Timer synchronous register	TSYR	8	8	2, 3	PCLKB	2 ICLK
0008 8108h	TPU0	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 8109h	TPU1	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 810Ah	TPU2	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 810Bh	TPU3	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 810Ch	TPU4	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 810Dh	TPU5	Noise filter control register	NFCR	8	8	2, 3	PCLKB	2 ICLK
0008 8110h	TPU0	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8111h	TPU0	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8112h	TPU0	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8113h	TPU0	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8114h	TPU0	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8115h	TPU0	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8116h	TPU0	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8118h	TPU0	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 811Ah	TPU0	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 811Ch	TPU0	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 811Eh	TPU0	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 8120h	TPU1	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8121h	TPU1	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8122h	TPU1	Timer I/O control register	TIOR	8	8	2, 3	PCLKB	2 ICLK
0008 8124h	TPU1	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8125h	TPU1	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8126h	TPU1	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8128h	TPU1	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 812Ah	TPU1	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 8130h	TPU2	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8131h	TPU2	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8132h	TPU2	Timer I/O control register	TIOR	8	8	2, 3	PCLKB	2 ICLK
0008 8134h	TPU2	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8135h	TPU2	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8136h	TPU2	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8138h	TPU2	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 813Ah	TPU2	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 8140h	TPU3	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8141h	TPU3	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8142h	TPU3	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8143h	TPU3	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8144h	TPU3	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8145h	TPU3	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8146h	TPU3	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8148h	TPU3	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 814Ah	TPU3	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 814Ch	TPU3	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 814Eh	TPU3	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 8150h	TPU4	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8151h	TPU4	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8152h	TPU4	Timer I/O control register	TIOR	8	8	2, 3	PCLKB	2 ICLK
0008 8154h	TPU4	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8155h	TPU4	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK

**Table 4.1 List of I/O Registers (Address Order) (18/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8327h	RIIC1	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	RIIC
0008 8328h	RIIC1	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8329h	RIIC1	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ah	RIIC1	Slave address register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ah	RIIC1	Timeout Internal Counter L	TMOCNTL	8	8	2, 3 PCLKB	2 ICLK	
0008 832Bh	RIIC1	Slave address register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	
0008 832Bh	RIIC1	Timeout Internal Counter U	TMOCNTU	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ch	RIIC1	Slave address register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	
0008 832Dh	RIIC1	Slave address register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	
0008 832Eh	RIIC1	Slave address register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	
0008 832Fh	RIIC1	Slave address register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	
0008 8330h	RIIC1	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	
0008 8331h	RIIC1	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	
0008 8332h	RIIC1	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	
0008 8333h	RIIC1	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	
0008 8340h	RIIC2	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8341h	RIIC2	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8342h	RIIC2	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8343h	RIIC2	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8344h	RIIC2	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 8345h	RIIC2	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLKB	2 ICLK	
0008 8346h	RIIC2	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLKB	2 ICLK	
0008 8347h	RIIC2	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8348h	RIIC2	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8349h	RIIC2	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	
0008 834Ah	RIIC2	Slave address register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	
0008 834Bh	RIIC2	Slave address register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	
0008 834Ch	RIIC2	Slave address register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	
0008 834Dh	RIIC2	Slave address register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	
0008 834Eh	RIIC2	Slave address register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	
0008 834Fh	RIIC2	Slave address register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	
0008 8350h	RIIC2	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	
0008 8351h	RIIC2	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	
0008 8352h	RIIC2	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	
0008 8353h	RIIC2	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	
0008 8360h	RIIC3	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	RIIC3
0008 8361h	RIIC3	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8362h	RIIC3	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8363h	RIIC3	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8364h	RIIC3	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 8365h	RIIC3	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLKB	2 ICLK	
0008 8366h	RIIC3	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLKB	2 ICLK	
0008 8367h	RIIC3	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8368h	RIIC3	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8369h	RIIC3	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	
0008 836Ah	RIIC3	Slave address register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	
0008 836Bh	RIIC3	Slave address register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	
0008 836Ch	RIIC3	Slave address register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	
0008 836Dh	RIIC3	Slave address register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	
0008 836Eh	RIIC3	Slave address register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (20/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 83C3h	RSPI2	RSPI status register	SPSR	8	8	2, 3	PCLKB	2 ICLK
0008 83C4h	RSPI2	RSPI data register	SPDR	32	16, 32	2, 3	PCLKB	2 ICLK
0008 83C8h	RSPI2	RSPI sequence control register	SPSCR	8	8	2, 3	PCLKB	2 ICLK
0008 83C9h	RSPI2	RSPI sequence status register	SPSSR	8	8	2, 3	PCLKB	2 ICLK
0008 83CAh	RSPI2	RSPI bit rate register	SPBR	8	8	2, 3	PCLKB	2 ICLK
0008 83CBh	RSPI2	RSPI data control register	SPDCR	8	8	2, 3	PCLKB	2 ICLK
0008 83CCh	RSPI2	RSPI clock delay register	SPCKD	8	8	2, 3	PCLKB	2 ICLK
0008 83CDh	RSPI2	RSPI slave select negation delay register	SSLND	8	8	2, 3	PCLKB	2 ICLK
0008 83CEh	RSPI2	RSPI next-access delay register	SPND	8	8	2, 3	PCLKB	2 ICLK
0008 83CFh	RSPI2	RSPI control register 2	SPCR2	8	8	2, 3	PCLKB	2 ICLK
0008 83D0h	RSPI2	RSPI command register 0	SPCMD0	16	16	2, 3	PCLKB	2 ICLK
0008 83D2h	RSPI2	RSPI command register 1	SPCMD1	16	16	2, 3	PCLKB	2 ICLK
0008 83D4h	RSPI2	RSPI command register 2	SPCMD2	16	16	2, 3	PCLKB	2 ICLK
0008 83D6h	RSPI2	RSPI command register 3	SPCMD3	16	16	2, 3	PCLKB	2 ICLK
0008 83D8h	RSPI2	RSPI command register 4	SPCMD4	16	16	2, 3	PCLKB	2 ICLK
0008 83DAh	RSPI2	RSPI command register 5	SPCMD5	16	16	2, 3	PCLKB	2 ICLK
0008 83DCh	RSPI2	RSPI command register 6	SPCMD6	16	16	2, 3	PCLKB	2 ICLK
0008 83DEh	RSPI2	RSPI command register 7	SPCMD7	16	16	2, 3	PCLKB	2 ICLK
0008 8600h	MTU3	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8601h	MTU4	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8602h	MTU3	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8603h	MTU4	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8604h	MTU3	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8605h	MTU3	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8606h	MTU4	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8607h	MTU4	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8608h	MTU3	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8609h	MTU4	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 860Ah	MTU	Timer output master enable register	TOER	8	8	2, 3	PCLKB	2 ICLK
0008 860Dh	MTU	Timer gate control register	TGCR	8	8	2, 3	PCLKB	2 ICLK
0008 860Eh	MTU	Timer output control register 1	TOCR1	8	8	2, 3	PCLKB	2 ICLK
0008 860Fh	MTU	Timer output control register 2	TOCR2	8	8	2, 3	PCLKB	2 ICLK
0008 8610h	MTU3	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8612h	MTU4	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8614h	MTU	Timer cycle data register	TCDR	16	16	2, 3	PCLKB	2 ICLK
0008 8616h	MTU	Timer dead time data register	TDDR	16	16	2, 3	PCLKB	2 ICLK
0008 8618h	MTU3	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Ah	MTU3	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 861Ch	MTU4	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Eh	MTU4	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 8620h	MTU	Timer subcounter	TCNTS	16	16	2, 3	PCLKB	2 ICLK
0008 8622h	MTU	Timer cycle buffer register	TCBR	16	16	2, 3	PCLKB	2 ICLK
0008 8624h	MTU3	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 8626h	MTU3	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 8628h	MTU4	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 862Ah	MTU4	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 862Ch	MTU3	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 862Dh	MTU4	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8630h	MTU	Timer interrupt skipping set register	TITCR	8	8	2, 3	PCLKB	2 ICLK
0008 8631h	MTU	Timer interrupt skipping counter	TITCNT	8	8	2, 3	PCLKB	2 ICLK

**Table 4.1 List of I/O Registers (Address Order) (31/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C0E5h	PORT5	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E6h	PORT6	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E7h	PORT7	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E9h	PORT9	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EAh	PORTA	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EBh	PORTB	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EcH	PORTC	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EDh	PORTD	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EEh	PORTE	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0F0h	PORTG	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C100h	MPC	CS output enable register	PFCSE	8	8	2, 3	PCLKB	2 ICLK
0008 C102h	MPC	CS output pin select register 0	PFCSS0	8	8	2, 3	PCLKB	2 ICLK
0008 C103h	MPC	CS output pin select register 1	PFCSS1	8	8	2, 3	PCLKB	2 ICLK
0008 C104h	MPC	Address output enable register 0	PFAOE0	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C105h	MPC	Address output enable register 1	PFAOE1	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C106h	MPC	External bus control register 0	PFBCR0	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C107h	MPC	External bus control register 1	PFBCR1	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C114h	MPC	USB0 control register	PFUSB0	8	8	2, 3	PCLKB	2 ICLK
0008 C11Fh	MPC	Write-protect register	PWPR	8	8	2, 3	PCLKB	2 ICLK
0008 C140h	MPC	P00 pin function control register	P00PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C141h	MPC	P01 pin function control register	P01PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C142h	MPC	P02 pin function control register	P02PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C143h	MPC	P03 pin function control register	P03PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C145h	MPC	P05 pin function control register	P05PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C147h	MPC	P07 pin function control register	P07PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C148h	MPC	P10 pin function control register	P10PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C149h	MPC	P11 pin function control register	P11PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Ah	MPC	P12 pin function control register	P12PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Bh	MPC	P13 pin function control register	P13PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Ch	MPC	P14 pin function control register	P14PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Dh	MPC	P15 pin function control register	P15PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Eh	MPC	P16 pin function control register	P16PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Fh	MPC	P17 pin function control register	P17PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C150h	MPC	P20 pin function control register	P20PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C151h	MPC	P21 pin function control register	P21PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C152h	MPC	P22 pin function control register	P22PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C153h	MPC	P23 pin function control register	P23PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C154h	MPC	P24 pin function control register	P24PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C155h	MPC	P25 pin function control register	P25PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C156h	MPC	P26 pin function control register	P26PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C157h	MPC	P27 pin function control register	P27PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C158h	MPC	P30 pin function control register	P30PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C159h	MPC	P31 pin function control register	P31PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Ah	MPC	P32 pin function control register	P32PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Bh	MPC	P33 pin function control register	P33PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Ch	MPC	P34 pin function control register	P34PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C160h	MPC	P40 pin function control register	P40PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C161h	MPC	P41 pin function control register	P41PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C162h	MPC	P42 pin function control register	P42PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C163h	MPC	P43 pin function control register	P43PFS	8	8	2, 3	PCLKB	2 ICLK

**Table 4.1 List of I/O Registers (Address Order) (35/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C42Ah	RTC	Frequency register H	RFRH	16	16	2, 3	PCLKB	2 ICLK
0008 C42Ch	RTC	Frequency register L	RFRL	16	16	2, 3	PCLKB	2 ICLK
0008 C42Eh	RTC	Time error adjustment register	RADJ	8	8	2, 3	PCLKB	2 ICLK
0008 C440h	RTC	Time capture control register 0	RTCCR0	8	8	2, 3	PCLKB	2 ICLK
0008 C442h	RTC	Time capture control register 1	RTCCR1	8	8	2, 3	PCLKB	2 ICLK
0008 C444h	RTC	Time capture control register 2	RTCCR2	8	8	2, 3	PCLKB	2 ICLK
0008 C452h	RTC	Second capture register 0	RSECCP0	8	8	2, 3	PCLKB	2 ICLK
0008 C454h	RTC	Minute capture register 0	RMINCP0	8	8	2, 3	PCLKB	2 ICLK
0008 C456h	RTC	Hour capture register 0	RHRCPO	8	8	2, 3	PCLKB	2 ICLK
0008 C45Ah	RTC	Date capture register 0	RDAYCP0	8	8	2, 3	PCLKB	2 ICLK
0008 C45Ch	RTC	Month capture register 0	RMONCP0	8	8	2, 3	PCLKB	2 ICLK
0008 C462h	RTC	Second capture register 1	RSECCP1	8	8	2, 3	PCLKB	2 ICLK
0008 C464h	RTC	Minute capture register 1	RMINCP1	8	8	2, 3	PCLKB	2 ICLK
0008 C466h	RTC	Hour capture register 1	RHRCPI	8	8	2, 3	PCLKB	2 ICLK
0008 C46Ah	RTC	Date capture register 1	RDAYCP1	8	8	2, 3	PCLKB	2 ICLK
0008 C46Ch	RTC	Month capture register 1	RMONCP1	8	8	2, 3	PCLKB	2 ICLK
0008 C472h	RTC	Second capture register 2	RSECCP2	8	8	2, 3	PCLKB	2 ICLK
0008 C474h	RTC	Minute capture register 2	RMINCP2	8	8	2, 3	PCLKB	2 ICLK
0008 C476h	RTC	Hour capture register 2	RHRCP2	8	8	2, 3	PCLKB	2 ICLK
0008 C47Ah	RTC	Date capture register 2	RDAYCP2	8	8	2, 3	PCLKB	2 ICLK
0008 C47Ch	RTC	Month capture register 2	RMONCP2	8	8	2, 3	PCLKB	2 ICLK
0008 C500h	TEMPS	Temperature sensor control register	TSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C880h	SYSTEM	Counter-clock extension register 1	SCK1	8	8	2, 3	PCLKB	2 ICLK
0008 C890h	SYSTEM	Counter-clock extension register 2	SCK2	8	8	2, 3	PCLKB	2 ICLK
0009 0200h to 0009 03Fh	CAN0	Mailbox registers 0 to 31	MB0 to 31	128	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0400h to 0009 041Fh	CAN0	Mask registers 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0420h	CAN0	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0424h	CAN0	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0428h	CAN0	Mask invalid register	MKIVLR	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 042Ch	CAN0	Mailbox interrupt enable register	MIER	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0820h to 0009 083Fh	CAN0	Message control registers 0 to 31	MCTL0 to 31	8	8	2, 3	PCLKB	2 ICLK
0009 0840h	CAN0	Control register	CTLR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 0842h	CAN0	Status register	STR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 0844h	CAN0	Bit configuration register	BCR	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 0848h	CAN0	Receive FIFO control register	RFCR	8	8	2, 3	PCLKB	2 ICLK
0009 0849h	CAN0	Receive FIFO pointer control register	RFFPCR	8	8	2, 3	PCLKB	2 ICLK
0009 084Ah	CAN0	Transmit FIFO control register	TFCR	8	8	2, 3	PCLKB	2 ICLK
0009 084Bh	CAN0	Transmit FIFO pointer control register	TFPCR	8	8	2, 3	PCLKB	2 ICLK
0009 084Ch	CAN0	Error interrupt enable register	EIER	8	8	2, 3	PCLKB	2 ICLK
0009 084Dh	CAN0	Error interrupt factor judge register	EIFR	8	8	2, 3	PCLKB	2 ICLK
0009 084Eh	CAN0	Receive error count register	RECR	8	8	2, 3	PCLKB	2 ICLK
0009 084Fh	CAN0	Transmit error count register	TECR	8	8	2, 3	PCLKB	2 ICLK
0009 0850h	CAN0	Error code store register	ECSR	8	8	2, 3	PCLKB	2 ICLK
0009 0851h	CAN0	Channel search support register	CSSR	8	8	2, 3	PCLKB	2 ICLK
0009 0852h	CAN0	Mailbox search status register	MSSR	8	8	2, 3	PCLKB	2 ICLK

**Table 4.1 List of I/O Registers (Address Order) (37/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0009 2848h	CAN2	Receive FIFO control register	RFCR	8	8	2, 3 PCLKB	2 ICLK	CAN
0009 2849h	CAN2	Receive FIFO pointer control register	RFFPCR	8	8	2, 3 PCLKB	2 ICLK	
0009 284Ah	CAN2	Transmit FIFO control register	TFCR	8	8	2, 3 PCLKB	2 ICLK	
0009 284Bh	CAN2	Transmit FIFO pointer control register	TFPCR	8	8	2, 3 PCLKB	2 ICLK	
0009 284Ch	CAN2	Error interrupt enable register	EIER	8	8	2, 3 PCLKB	2 ICLK	
0009 284Dh	CAN2	Error interrupt factor judge register	EIFR	8	8	2, 3 PCLKB	2 ICLK	
0009 284Eh	CAN2	Receive error count register	RECR	8	8	2, 3 PCLKB	2 ICLK	
0009 284Fh	CAN2	Transmit error count register	TECR	8	8	2, 3 PCLKB	2 ICLK	
0009 2850h	CAN2	Error code store register	ECSR	8	8	2, 3 PCLKB	2 ICLK	
0009 2851h	CAN2	Channel search support register	CSSR	8	8	2, 3 PCLKB	2 ICLK	
0009 2852h	CAN2	Mailbox search status register	MSSR	8	8	2, 3 PCLKB	2 ICLK	
0009 2853h	CAN2	Mailbox search mode register	MSMR	8	8	2, 3 PCLKB	2 ICLK	
0009 2854h	CAN2	Time stamp register	TSR	16	16	2, 3 PCLKB	2 ICLK	
0009 2856h	CAN2	Acceptance filter support register	AFSR	16	16	2, 3 PCLKB	2 ICLK	
0009 2858h	CAN2	Test control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
000A 0000h	USB0	System configuration control register	SYSCFG	16	16	3, 4 PCLKB	2, 3 ICLK	USBa
000A 0004h	USB0	System configuration status register 0	SYSSTS0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	
000A 0008h	USB0	Device state control register 0	DVSTCTR0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	
000A 0014h	USB0	CFIFO port register	CFIFO	16	8, 16	3, 4 PCLKB	2, 3 ICLK	
000A 0018h	USB0	D0FIFO port register	D0FIFO	16	8, 16	3, 4 PCLKB	2, 3 ICLK	
000A 001Ch	USB0	D1FIFO port register	D1FIFO	16	8, 16	3, 4 PCLKB	2, 3 ICLK	
000A 0020h	USB0	CFIFO port select register	CFIFOSEL	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 0022h	USB0	CFIFO port control register	CFIFOCTR	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 0028h	USB0	D0FIFO port select register	D0FIFOSEL	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 002Ah	USB0	D0FIFO port control register	D0FIFOCTR	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 002Ch	USB0	D1FIFO port select register	D1FIFOSEL	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 002Eh	USB0	D1FIFO port control register	D1FIFOCTR	16	16	3, 4 PCLKB	2, 3 ICLK	
000A 0030h	USB0	Interrupt enable register 0	INTENB0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	
000A 0036h	USB0	BRDY interrupt status register	BRDYENB	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	
000A 0038h	USB0	NRDY interrupt status register	NRDYENB	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	

**Table 4.1 List of I/O Registers (Address Order) (38/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
000A 003Ah	USB0	BEMP interrupt status register	BEMPENB	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	USBa
000A 003Ch	USB0	SOF output configuration register	SOFCFG	16	16	9 PCLKB or more		
000A 0040h	USB0	Interrupt status register 0	INTSTS0	16	16	9 PCLKB or more		
000A 0046h	USB0	BRDY interrupt status register	BRDysts	16	16	9 PCLKB or more		
000A 0048h	USB0	NRDY interrupt status register	NRDysts	16	16	9 PCLKB or more		
000A 004Ah	USB0	BEMP interrupt status register	BEMPSTS	16	16	9 PCLKB or more		
000A 004Ch	USB0	Frame number register	FRMNUM	16	16	9 PCLKB or more		
000A 004Eh	USB0	Device state changing register	DVCHGR	16	16	9 PCLKB or more		
000A 0050h	USB0	USB address register	USBADDR	16	16	9 PCLKB or more		
000A 0054h	USB0	USB request type register	USBREQ	16	16	9 PCLKB or more		




Figure 5.23 External Bus Timing/External Wait Control

**Table 5.20 Timing of On-Chip Peripheral Modules (5)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 8 to 50 MHz


 $T_a = T_{opr}$ 

High drive output is selected by the drive capacity control register.

Item		Symbol	Min.*, *2	Max.*	Unit	Test Conditions
RIIC (Fast-mode+) ICFER.FMPE = 1	SCL input cycle time	$t_{SCL}$	$6(12) \times t_{IICcyc} + 240$	—	ns	Figure 5.37
	SCL input high pulse width	$t_{SCLH}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	SCL input low pulse width	$t_{SCLL}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	SCL, SDA input rise time	$t_{Sr}$	—	120	ns	
	SCL, SDA input fall time	$t_{Sf}$	—	120	ns	
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(4) \times t_{IICcyc}$	ns	
	SDA input bus free time	$t_{BUF}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	Start condition input hold time	$t_{STAH}$	$t_{IICcyc} + 120$	—	ns	
	Restart condition input setup time	$t_{STAS}$	120	—	ns	
	Stop condition input setup time	$t_{STOS}$	120	—	ns	
	Data input setup time	$t_{SDAS}$	$t_{IICcyc} + 120$	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	550	pF	
Simple IIC (Standard-mode)	SDA input rise time	$t_{Sr}$	—	1000	ns	
	SDA input fall time	$t_{Sf}$	—	300	ns	
	SDA input spike pulse removal time	$t_{SP}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	250	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	400	pF	
Simple IIC (Fast-mode)	SCL, SDA input rise time	$t_{Sr}$	$20 + 0.1C_b$	300	ns	
	SCL, SDA input fall time	$t_{Sf}$	$20 + 0.1C_b$	300	ns	
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	100	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	400	pF	

Note:  $t_{IICcyc}$ : RIIC internal reference clock (IIC $\phi$ ) Cycle,  $t_{Pcyc}$ : PCLK cycle

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1.

Note 2.  $C_b$  indicates the total capacity of the bus line.**Figure 5.24 I/O Port Input Timing**




Figure 5.25 MTU Input/Output Timing




Figure 5.26 MTU Clock Input Timing




Figure 5.27 POE# Input Timing




Figure 5.28 8-Bit Timer Clock Input Timing




Figure 5.29 SCK Clock Input Timing




Figure 5.30 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.31 A/D Converter External Trigger Input Timing

## 5.5 A/D Conversion Characteristics

**Table 5.22 10-Bit A/D Conversion Characteristics**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 8 to 50 MHz

T<sub>a</sub> = T<sub>opr</sub>

Item		Min.	Typ.	Max.	Unit	Test Conditions	
Resolution		10	10	10	Bit		
Conversion time* <sup>1</sup> (Operation at PCLK = 50 MHz)	With 0.1- $\mu$ F external capacitor	When the capacitor is charged enough* <sup>2</sup>	3.0 (2.5)* <sup>3</sup>	—	—	$\mu$ s Sampling in 125 states	
	Without 0.1- $\mu$ F external capacitor	Permissible signal source impedance (max.) = 1.0 k $\Omega$ , VCC $\geq$ 3.0 V	1.5 (1.0)* <sup>3</sup>	—	—	$\mu$ s Sampling in 50 states	
		Permissible signal source impedance (max.) = 1.0 k $\Omega$ , VCC $\geq$ 2.7 V	3.5 (3.0)* <sup>3</sup>	—	—	$\mu$ s Sampling in 150 states	
		Permissible signal source impedance (max.) = 5.0 k $\Omega$ , VCC $\geq$ 3.0 V	2.0 (1.5)* <sup>3</sup>	—	—	$\mu$ s Sampling in 75 states	
		Permissible signal source impedance (max.) = 5.0 k $\Omega$ , VCC $\geq$ 2.7 V	4.0 (3.5)* <sup>3</sup>	—	—	$\mu$ s Sampling in 175 states	
Analog input capacitance		—	—	6.0	pF		
Offset error		—	$\pm$ 1.5	$\pm$ 3.0	LSB		
Full-scale error		—	$\pm$ 1.5	$\pm$ 3.0	LSB		
Quantization error		—	$\pm$ 0.5	—	LSB		
Absolute accuracy		—	$\pm$ 1.5	$\pm$ 3.0	LSB		
DNL differential nonlinearity error		—	$\pm$ 0.5	$\pm$ 1.0	LSB		
INL integral nonlinearity error		—	$\pm$ 1.5	$\pm$ 3.0	LSB		

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The scanning is not supported.

Note 3. The value in parentheses indicates the sampling time.

## 5.8 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

**Table 5.27 Power-on Reset Circuit and Voltage Detection Circuit Characteristics**


Conditions:  $V_{CC} = AVCC_0 = V_{REFH} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AVCC_0$

$V_{SS} = AVSS_0 = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V

$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Voltage detection level	Power-on reset (POR)	Low power consumption function disabled	$V_{POR}$	2.5	2.6	2.7	V	Figure 5.40
		Low power consumption function enabled		2.0	2.35	2.7		
	Voltage detection circuit (LVD0)	$V_{det0}$	$V_{det0}$	2.7	2.80	2.9		Figure 5.41
	Voltage detection circuit (LVD1)	$V_{det1\_A}$	$V_{det1\_A}$	2.75	2.95	3.15		
	Voltage detection circuit (LVD2)	$V_{det2\_A}$	$V_{det2\_A}$	2.75	2.95	3.15		
Internal reset time	Power-on reset time	$t_{POR}$	$t_{POR}$	—	4.6	—	ms	Figure 5.40
	LVD0 reset time	$t_{LVD0}$	$t_{LVD0}$	—	4.6	—		Figure 5.41
	LVD1 reset time	$t_{LVD1}$	$t_{LVD1}$	—	0.9	—		Figure 5.42
	LVD2 reset time	$t_{LVD2}$	$t_{LVD2}$	—	0.9	—		Figure 5.43
Minimum VCC down time		$t_{VOFF}$	$t_{VOFF}$	200	—	—	$\mu s$	Figure 5.40 and Figure 5.41
Response delay time		$t_{det}$	$t_{det}$	—	—	200	$\mu s$	Figure 5.40 to Figure 5.43
LVD operation stabilization time (after LVD is enabled)		$T_d(E-A)$	$T_d(E-A)$	—	—	3	$\mu s$	Figure 5.42 and Figure 5.43
Hysteresis width (LVD1 and LVD2)		$V_{LVH}$	$V_{LVH}$	—	80	—	$mV$	

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels  $V_{POR}$ ,  $V_{det1}$ , and  $V_{det2}$  for the POR/LVD.



**Figure 5.40 Power-on Reset Timing**

## 5.12 E<sup>2</sup> Flash Characteristics

**Table 5.32 E<sup>2</sup> Flash Characteristics (1)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

Temperature range for the programming/erasure operation: T<sub>a</sub> = T<sub>opr</sub>

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Reprogram/erase cycle*1	N <sub>DPEC</sub>	100000	—	—	Times	
Data hold time	t <sub>DDRP</sub>	30*2	—	—	Year	T <sub>a</sub> = +85°C

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000), erasing can be performed n times for each block. For instance, when 128-byte programming is performed 16 times for different addresses in 2-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This value is based on the result of the reliability test.

**Table 5.33 E<sup>2</sup> Flash Characteristics (2)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

Temperature range for the programming/erasure operation: T<sub>a</sub> = T<sub>opr</sub>

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time N <sub>DPEC</sub> ≤ 100 times	t <sub>DP2</sub>	—	0.7	6	—	0.25	2	ms
Programming time N <sub>DPEC</sub> > 100 times	t <sub>DP2</sub>	—	0.7	6	—	0.25	2	ms
Erasure time N <sub>DPEC</sub> ≤ 100 times	t <sub>DE32</sub>	—	4	40	—	2	20	ms
Erasure time N <sub>DPEC</sub> > 100 times	t <sub>DE32</sub>	—	7	40	—	4	20	ms
Blank check time	t <sub>DBC2</sub>	—	—	100	—	—	30	μs
Suspend delay time during programming	t <sub>DSPD</sub>	—	—	250	—	—	120	μs
First suspend delay time during erasure (in suspend priority mode)	t <sub>DSESD1</sub>	—	—	250	—	—	120	μs
Second suspend delay time during erasure (in suspend priority mode)	t <sub>DSESD2</sub>	—	—	500	—	—	300	μs
Suspend delay time during erasure (in erasure priority mode)	t <sub>DSEED</sub>	—	—	500	—	—	300	μs




Figure E 144-Pin LQFP (PLQP0144KA-A)

Rev.	Date	Description		Classification
		Page	Summary	
1.60	May 19. 2014	120	Figure 5.21 External Bus Timing/Page Read Cycle (Bus Clock Synchronized), changed	TN-RX*-A014A/E
		120	Figure 5.22 External Bus Timing/Page Write Cycle (Bus Clock Synchronized), changed	
		121	Figure 5.23 External Bus Timing/External Wait Control, changed	
		123	Table 5.17 Timing of On-Chip Peripheral Modules (2), changed	
		124	Table 5.18 Timing of On-Chip Peripheral Modules (3), changed	
		125	Table 5.19 Timing of On-Chip Peripheral Modules (4): min and max, changed, Note, added	
		126	Table 5.20 Timing of On-Chip Peripheral Modules (5): min and max, changed, Note, added	
		129	Figure 5.32 RSPI Clock Timing and Simple SPI Clock Timing, changed	
		129	Figure 5.33 RSPI Timing (Master, CPHA = 0) and Simple SPI Timing (Master, CKPH = 1), changed	
		130	Figure 5.34 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0), changed	
		130	Figure 5.35 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1), changed	
		131	Figure 5.36 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0), changed	
		131	Figure 5.37 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output Timing, changed	
		132	Table 5.21 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics): Item, changed	
		133	Table 5.22 10-Bit A/D Conversion Characteristics: Note, changed	
		134	Table 5.23 12-Bit A/D Conversion Characteristics: Note, changed	
		139	Figure 5.44 Oscillation Stop Detection Timing, changed	
		140	Figure 5.45 Battery Backup Function Characteristics, changed	
		141	Table 5.30 ROM (Flash Memory for Code Storage) Characteristics (1), added	
		141	Table 5.31 ROM (Flash Memory for Code Storage) Characteristics (2): Table and title, changed	
		142	Table 5.32 E2 Flash Characteristics (1), added	
		142	Table 5.33 E2 Flash Characteristics (2): Table and title, changed	

All trademarks and registered trademarks are the property of their respective owners.