



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I ² C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	117
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5630acdfb-v0

Table 1.1 Outline of Specifications (5/5)

Classification	Module/Function	Description
10-bit A/D converter (ADb)		<ul style="list-style-type: none"> • 1 unit (1 unit × 8 channels) • 10-bit resolution • Conversion time: 1.0 µs per channel (in operation with PCLK at 50 MHz) • Operating mode <ul style="list-style-type: none"> Scan mode (single scan mode or continuous scan mode) External amplifier connection mode • Sample-and-hold function • Three ways to start A/D conversion <ul style="list-style-type: none"> Conversion can be started by software, a conversion start trigger from a timer (MTU, TPU, or TMR), or an external trigger signal.
D/A converter (DAa)		<ul style="list-style-type: none"> • 2 channels • 10-bit resolution • Output voltage: 0 V to VREFH
Temperature sensor		<ul style="list-style-type: none"> • 1 channel • Precision: ± 1 °C • The voltage of the temperature is converted into a digital value by the 12-bit A/D converter.
CRC calculator (CRC)		<ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$. • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable
Unique ID		A 16-byte device-specific ID (only for the G version)
Operating frequency		Up to 100 MHz
Power supply voltage		VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, Vbatt = 2.3 to 3.6 V
Operating temperature		D version: -40 to +85°C, G version: -40 to +105°C*1
Package		177-pin TFLGA (PTLG0177KA-A) (in planning) 176-pin LFBGA (PLBG0176GA-A) (in planning) 176-pin LQFP (PLQP0176KB-A) 145-pin TFLGA (PTLG0145KA-A) (in planning) 144-pin LQFP (PLQP0144KA-A) 100-pin TFLGA (PTLG0100KA-A) (in planning) 100-pin LQFP (PLQP0100KB-A) 80-pin LQFP (PLQP0080KB-A) (in planning)
On-chip debugging system		<ul style="list-style-type: none"> • E1 emulator (JTAG and FINE interfaces) • E20 emulator (JTAG interface)

Note 1. Please contact us if you are using a G version.




Figure 1.1 How to Read the Product Part Number

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/5)

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS via a 0.1- μ F capacitor. The capacitor should be placed close to the pin
	VCL	Input	Connect this pin to VSS via a 0.1- μ F capacitor. The capacitor should be placed close to the pin
	VSS	Input	Ground pin. Connect it to the system power supply (0 V)
	VBATT	Input	Backup power pin. When the battery backup function is not to be used, connect it to the VCC pin.
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin
	EXTAL	Input	
	BCLK	Output	Outputs the external bus clock for external devices
	XCOUT	Output	Input/output pins for the sub-clock oscillator circuit. Connect a crystal resonator between XCOUT and XCIN
	XCIN	Input	
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on these pins must not be changed during operation
System control	RES#	Input	Reset signal input pin. This LSI enters the reset state when this signal goes low
	EMLE	Input	Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low
	BSCANP	Input	Boundary scan enable pin. Boundary scan is enabled when this pin goes high. When not used, it should be driven low
On-chip emulator	FINEC	Input	Fine interface clock pin
	FINED	I/O	Fine interface pin
	TRST#	Input	On-chip emulator or boundary scan pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator
	TMS	Input	
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TRCLK	Output	This pin outputs the clock for synchronization with the trace data
	TRSYNC	Output	This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid
TRDATA0 to TRDATA3		Output	These pins output the trace information
Address bus	A0 to A23	Output	Output pins for the address
Data bus	D0 to D31	I/O	Input and output pins for the bidirectional data bus
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus

Table 1.4 Pin Functions (3/5)

Classifications	Pin Name	I/O	Description
16-bit timer pulse unit	TIOCA0, TIOCB0 TIOCC0, TIOCD0	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	TIOCA1, TIOCB1	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins
	TIOCA2, TIOCB2	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins
	TIOCA3, TIOCB3 TIOCC3, TIOCD3	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins
	TIOCA4, TIOCB4	I/O	The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins
	TIOCA5, TIOCB5	I/O	The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins
	TCLKA, TCLKB TCLKC, TCLKD	Input	Input pins for external clock signals
	TIOCA6, TIOCB6, TIOCC6, TIOCD6	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	TIOCA7, TIOCB7	I/O	The TGRA7 and TGRB7 input capture input/output compare output/PWM output pins
	TIOCA8, TIOCB8	I/O	The TGRA8 and TGRB8 input capture input/output compare output/PWM output pins
	TIOCA9, TIOCB9, TIOCC9, TIOCD9	I/O	The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins
	TIOCA10, TIOCB10	I/O	The TGRA10 and TGRB10 input capture input/output compare output/PWM output pins
	TIOCA11, TIOCB11	I/O	The TGRA11 and TGRB11 input capture input/output compare output/PWM output pins
	TCLKE, TCLKF, TCLKG, TCLKH	Input	Input pins for external clock signals
Programmable pulse generator	PO0 to PO31	Output	Output pins for the pulse signals
8-bit timer	TMO0 to TMO3	Output	Compare match output pins
	TMC10 to TMC13	Input	Input pins for external clocks to be input to the counter
	TMRI0 to TMRI3	Input	Input pins for the counter reset
Serial communications interface (SCIc)	<ul style="list-style-type: none"> • Asynchronous mode/clock synchronous mode 		
	SCK0 to SCK11	I/O	Input/output pins for the clock
	RXD0 to RXD11	Input	Input pins for received data
	TXD0 to TXD11	Output	Output pins for transmitted data
	CTS0# to CTS11#	Input	Input pins for controlling the start of transmission and reception
	RTS0# to RTS11#	Output	Output pins for controlling the start of transmission and reception
	<ul style="list-style-type: none"> • Simple I²C mode 		
	SSCL0 to SSCL11	I/O	Input/output pins for the I ² C clock
	SSDA0 to SSDA11	I/O	Input/output pins for the I ² C data
	<ul style="list-style-type: none"> • Simple SPI mode 		
	SCK0 to SCK11	I/O	Input/output pins for the clock
	SMISO0 to SMISO11	I/O	Input/output pins for slave transmission of data
	SMOSI0 to SMOSI11	I/O	Input/output pins for master transmission of data
	SS0# to SS11#	Input	Chip-select input pins

Table 1.8 List of Pins and Pin Functions (144-Pin LQFP) (2/4)

Pin Number 144-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCI _d , RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
38		P17		MTIOC3A/MTIOC3B/ TIOCB0/TCLKD/TMO1/ PO15/POE8#	SCK1/TXD3/SMOSI3/ SSDA3/MISOA/SDA2-DS/ IETXD	IRQ7	ADTRG#
39		P87		TIOCA2			
40		P16		MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/TMO2/ PO14/RTCOOUT	TXD1/RXD3/SMOSI1/ SMISO3/SSDA1/SSCL3/ MOSIA/SCL2-DS/IERXD/ USB0_VBUS	IRQ6	ADTRG0#
41		P86		TIOCA0			
42		P15		MTIOC0B/MTCLKB/ TIOCB2/TCLKB/TMC1/ PO13	RXD1/SCK3/SMISO1/ SSCL1/CRX1-DS	IRQ5	
43		P14		MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2/ PO15	CTS1#/RTS1#/SS1#/ CTX1/USB0_DPUPE	IRQ4	
44		P13		MTIOC0B/TIOCA5/TMO3/ PO13	TXD2/SMOSI2/SSDA2/ SDA0[FM+]	IRQ3	ADTRG#
45		P12		TMC1	RXD2/SMISO2/SSCL2/ SCL0[FM+]	IRQ2	
46	VCC_USB						
47					USB0_DM		
48					USB0_DP		
49	VSS_USB						
50		P56		MTIOC3C/TIOCA1			
51	TRDATA3	P55	WAIT#	MTIOC4D/TMO3	CRX1	IRQ10	
52	TRDATA2	P54	ALE	MTIOC4B/TMC1	CTS2#/RTS2#/SS2#/ CTX1		
53	BCLK	P53 ^{*1}					
54		P52	RD#		RXD2/SMISO2/SSCL2/ SSLB3		
55		P51	WR1#/BC1#/ WAIT#		SCK2/SSLB2		
56		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2/ SSLB1		
57	VSS						
58	TRCLK	P83		MTIOC4C	CTS10#/RTS10#/SS10#		
59	VCC						
60		PC7	A23/CS0#	MTIOC3A/MTCLKB/ TIOCB6/TMO2/PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
61		PC6	A22/CS1#	MTIOC3C/MTCLKA/ TIOCA6/TMC12/PO30	RXD8/SMISO8/SSCL8/ MOSIA	IRQ13	
62		PC5	A21/CS2#/ WAIT#	MTIOC3B/MTCLKD/ TIOCD6/TCLKF/TMRI2/ PO29	SCK8/RSPCKA		
63	TRSYNC#	P82		MTIOC4A/PO28	TXD10/SMOSI10/SSDA10		
64	TRDATA1	P81		MTIOC3D/PO27	RXD10/SMISO10/SSCL10		
65	TRDATA0	P80		MTIOC3B/PO26	SCK10		
66		PC4	A20/CS3#	MTIOC3D/MTCLKC/ TIOCC6/TCLKE/TMC1/ PO25/POE0#	SCK5/CTS8#/RTS8#/ SS8#/SSLA0		
67		PC3	A19	MTIOC4D/TCLKB/PO24	TXD5/SMOSI5/SSDA5/ IETXD		
68		P77	CS7#	PO23	TXD11/SMOSI11/SSDA11		
69		P76	CS6#	PO22	RXD11/SMISO11/SSCL11		
70		PC2	A18	MTIOC4B/TCLKA/PO21	RXD5/SMISO5/SSCL5/ SSLA3/IERXD		
71		P75	CS5#	PO20	SCK11		

Table 1.11 List of Pins and Pin Functions (80-Pin LQFP) (3/3)

Pin Number 100-Pin LQFP	Power Supply Clock System Control	I/O Port	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SC1c, SC1d, RSPI, I2C, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
73		P41			IRQ9-DS	AN001
74	VREFL0					
75		P40			IRQ8-DS	AN000
76	VREFH0					
77	AVCC0					
78		P07			IRQ15	ADTRG0#
79	AVSS0					
80		P05			IRQ13	DA1


**Figure 3.1** Memory Map in Each Operating Mode

Table 4.1 List of I/O Registers (Address Order) (20/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 83C3h	RSPI2	RSPI status register	SPSR	8	8	2, 3	PCLKB	2 ICLK
0008 83C4h	RSPI2	RSPI data register	SPDR	32	16, 32	2, 3	PCLKB	2 ICLK
0008 83C8h	RSPI2	RSPI sequence control register	SPSCR	8	8	2, 3	PCLKB	2 ICLK
0008 83C9h	RSPI2	RSPI sequence status register	SPSSR	8	8	2, 3	PCLKB	2 ICLK
0008 83CAh	RSPI2	RSPI bit rate register	SPBR	8	8	2, 3	PCLKB	2 ICLK
0008 83CBh	RSPI2	RSPI data control register	SPDCR	8	8	2, 3	PCLKB	2 ICLK
0008 83CCh	RSPI2	RSPI clock delay register	SPCKD	8	8	2, 3	PCLKB	2 ICLK
0008 83CDh	RSPI2	RSPI slave select negation delay register	SSLND	8	8	2, 3	PCLKB	2 ICLK
0008 83CEh	RSPI2	RSPI next-access delay register	SPND	8	8	2, 3	PCLKB	2 ICLK
0008 83CFh	RSPI2	RSPI control register 2	SPCR2	8	8	2, 3	PCLKB	2 ICLK
0008 83D0h	RSPI2	RSPI command register 0	SPCMD0	16	16	2, 3	PCLKB	2 ICLK
0008 83D2h	RSPI2	RSPI command register 1	SPCMD1	16	16	2, 3	PCLKB	2 ICLK
0008 83D4h	RSPI2	RSPI command register 2	SPCMD2	16	16	2, 3	PCLKB	2 ICLK
0008 83D6h	RSPI2	RSPI command register 3	SPCMD3	16	16	2, 3	PCLKB	2 ICLK
0008 83D8h	RSPI2	RSPI command register 4	SPCMD4	16	16	2, 3	PCLKB	2 ICLK
0008 83DAh	RSPI2	RSPI command register 5	SPCMD5	16	16	2, 3	PCLKB	2 ICLK
0008 83DCh	RSPI2	RSPI command register 6	SPCMD6	16	16	2, 3	PCLKB	2 ICLK
0008 83DEh	RSPI2	RSPI command register 7	SPCMD7	16	16	2, 3	PCLKB	2 ICLK
0008 8600h	MTU3	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8601h	MTU4	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8602h	MTU3	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8603h	MTU4	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8604h	MTU3	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8605h	MTU3	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8606h	MTU4	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8607h	MTU4	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8608h	MTU3	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8609h	MTU4	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 860Ah	MTU	Timer output master enable register	TOER	8	8	2, 3	PCLKB	2 ICLK
0008 860Dh	MTU	Timer gate control register	TGCR	8	8	2, 3	PCLKB	2 ICLK
0008 860Eh	MTU	Timer output control register 1	TOCR1	8	8	2, 3	PCLKB	2 ICLK
0008 860Fh	MTU	Timer output control register 2	TOCR2	8	8	2, 3	PCLKB	2 ICLK
0008 8610h	MTU3	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8612h	MTU4	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8614h	MTU	Timer cycle data register	TCDR	16	16	2, 3	PCLKB	2 ICLK
0008 8616h	MTU	Timer dead time data register	TDDR	16	16	2, 3	PCLKB	2 ICLK
0008 8618h	MTU3	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Ah	MTU3	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 861Ch	MTU4	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Eh	MTU4	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 8620h	MTU	Timer subcounter	TCNTS	16	16	2, 3	PCLKB	2 ICLK
0008 8622h	MTU	Timer cycle buffer register	TCBR	16	16	2, 3	PCLKB	2 ICLK
0008 8624h	MTU3	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 8626h	MTU3	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 8628h	MTU4	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 862Ah	MTU4	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 862Ch	MTU3	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 862Dh	MTU4	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8630h	MTU	Timer interrupt skipping set register	TITCR	8	8	2, 3	PCLKB	2 ICLK
0008 8631h	MTU	Timer interrupt skipping counter	TITCNT	8	8	2, 3	PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (23/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9032h	S12AD	A/D data register 9	ADDR9	16	16	2, 3	PCLKB	2 ICLK
0008 9034h	S12AD	A/D data register 10	ADDR10	16	16	2, 3	PCLKB	2 ICLK
0008 9036h	S12AD	A/D data register 11	ADDR11	16	16	2, 3	PCLKB	2 ICLK
0008 9038h	S12AD	A/D data register 12	ADDR12	16	16	2, 3	PCLKB	2 ICLK
0008 903Ah	S12AD	A/D data register 13	ADDR13	16	16	2, 3	PCLKB	2 ICLK
0008 903Ch	S12AD	A/D data register 14	ADDR14	16	16	2, 3	PCLKB	2 ICLK
0008 903Eh	S12AD	A/D data register 15	ADDR15	16	16	2, 3	PCLKB	2 ICLK
0008 9040h	S12AD	A/D data register 16	ADDR16	16	16	2, 3	PCLKB	2 ICLK
0008 9042h	S12AD	A/D data register 17	ADDR17	16	16	2, 3	PCLKB	2 ICLK
0008 9044h	S12AD	A/D data register 18	ADDR18	16	16	2, 3	PCLKB	2 ICLK
0008 9046h	S12AD	A/D data register 19	ADDR19	16	16	2, 3	PCLKB	2 ICLK
0008 9048h	S12AD	A/D data register 20	ADDR20	16	16	2, 3	PCLKB	2 ICLK
0008 9060h	S12AD	A/D sampling state register 01	ADSSTR01	16	16	2, 3	PCLKB	2 ICLK
0008 9070h	S12AD	A/D sampling state register 23	ADSSTR23	16	16	2, 3	PCLKB	2 ICLK
0008 9800h	AD	A/D data register A	ADDRA	16	16	2, 3	PCLKB	2 ICLK
0008 9802h	AD	A/D data register B	ADDRB	16	16	2, 3	PCLKB	2 ICLK
0008 9804h	AD	A/D data register C	ADDRC	16	16	2, 3	PCLKB	2 ICLK
0008 9806h	AD	A/D data register D	ADDRD	16	16	2, 3	PCLKB	2 ICLK
0008 9808h	AD	A/D data register E	ADDRE	16	16	2, 3	PCLKB	2 ICLK
0008 980Ah	AD	A/D data register F	ADDRF	16	16	2, 3	PCLKB	2 ICLK
0008 980Ch	AD	A/D data register G	ADDRG	16	16	2, 3	PCLKB	2 ICLK
0008 980Eh	AD	A/D data register H	ADDRH	16	16	2, 3	PCLKB	2 ICLK
0008 9810h	AD	A/D control/status register	ADCSR	8	8	2, 3	PCLKB	2 ICLK
0008 9811h	AD	A/D control register	ADCR	8	8	2, 3	PCLKB	2 ICLK
0008 9812h	AD	A/D control register 2	ADCR2	8	8	2, 3	PCLKB	2 ICLK
0008 9813h	AD	A/D sampling state register	ADSSTR	8	8	2, 3	PCLKB	2 ICLK
0008 981Fh	AD	A/D self-diagnostic register	ADDIAGR	8	8	2, 3	PCLKB	2 ICLK
0008 A000h	SCI0	Serial mode register	SMR	8	8	2, 3	PCLKB	2 ICLK
0008 A001h	SCI0	Bit rate register	BRR	8	8	2, 3	PCLKB	2 ICLK
0008 A002h	SCI0	Serial control register	SCR	8	8	2, 3	PCLKB	2 ICLK
0008 A003h	SCI0	Transmit data register	TDR	8	8	2, 3	PCLKB	2 ICLK
0008 A004h	SCI0	Serial status register	SSR	8	8	2, 3	PCLKB	2 ICLK
0008 A005h	SCI0	Receive data register	RDR	8	8	2, 3	PCLKB	2 ICLK
0008 A006h	SCI0	Smart card mode register	SCMR	8	8	2, 3	PCLKB	2 ICLK
0008 A007h	SCI0	Serial extended mode register	SEMR	8	8	2, 3	PCLKB	2 ICLK
0008 A008h	SCI0	Noise filter setting register	SNFR	8	8	2, 3	PCLKB	2 ICLK
0008 A009h	SCI0	I ² C mode register 1	SIMR1	8	8	2, 3	PCLKB	2 ICLK
0008 A00Ah	SCI0	I ² C mode register 2	SIMR2	8	8	2, 3	PCLKB	2 ICLK
0008 A00Bh	SCI0	I ² C mode register 3	SIMR3	8	8	2, 3	PCLKB	2 ICLK
0008 A00Ch	SCI0	I ² C status register	SISR	8	8	2, 3	PCLKB	2 ICLK
0008 A00Dh	SCI0	SPI mode register	SPMR	8	8	2, 3	PCLKB	2 ICLK
0008 A020h	SCI1	Serial mode register	SMR	8	8	2, 3	PCLKB	2 ICLK
0008 A021h	SCI1	Bit rate register	BRR	8	8	2, 3	PCLKB	2 ICLK
0008 A022h	SCI1	Serial control register	SCR	8	8	2, 3	PCLKB	2 ICLK
0008 A023h	SCI1	Transmit data register	TDR	8	8	2, 3	PCLKB	2 ICLK
0008 A024h	SCI1	Serial status register	SSR	8	8	2, 3	PCLKB	2 ICLK
0008 A025h	SCI1	Receive data register	RDR	8	8	2, 3	PCLKB	2 ICLK
0008 A026h	SCI1	Smart card mode register	SCMR	8	8	2, 3	PCLKB	2 ICLK
0008 A027h	SCI1	Serial extended mode register	SEMR	8	8	2, 3	PCLKB	2 ICLK
0008 A028h	SCI1	Noise filter setting register	SNFR	8	8	2, 3	PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (27/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A805h	IEB	IEBus slave address setting register 1	IESA1	8	8	3, 4 PCLKB	2, 3 ICLK	IEB
0008 A806h	IEB	IEBus slave address setting register 2	IESA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A807h	IEB	IEBus transmit message length register	IETBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A809h	IEB	IEBus reception master address register 1	IEMA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ah	IEB	IEBus reception master address register 2	IEMA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Bh	IEB	IEBus receive control field register	IERCTL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ch	IEB	IEBus receive message length register	IERBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Eh	IEB	IEBus lock address register 1	IELA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Fh	IEB	IEBus lock address register 2	IELA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A810h	IEB	IEBus general flag register	IEFLG	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A811h	IEB	IEBus transmit status register	IETSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A812h	IEB	IEBus transmit interrupt enable register	IEIET	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A814h	IEB	IEBus receive status register	IERSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A815h	IEB	IEBus receive interrupt enable register	IEIER	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A818h	IEB	IEBus clock select register	IECKSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A900h to 0008 A91Fh	IEB	IEBus transmit data buffer register 001 to 032	IETB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 AA00h to 0008 AA1Fh	IEB	IEBus receive data buffer register 001 to 032	IERB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B300h	SCI12	Serial mode register	SMR12	8	8	3, 4 PCLKB	2, 3 ICLK	SC1c, SC1d
0008 B301h	SCI12	Bit rate register	BR12	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B302h	SCI12	Serial control register	SCR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B303h	SCI12	Transmit data register	TDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B304h	SCI12	Serial status register	SSR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B305h	SCI12	Receive data register	RDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B306h	SCI12	Smart card mode register	SCMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B307h	SCI12	Serial extended mode register	SEMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B308h	SCI12	Noise filter setting register	SNFR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B309h	SCI12	I ² C mode register 1	SIMR112	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ah	SCI12	I ² C mode register 2	SIMR212	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Bh	SCI12	I ² C mode register 3	SIMR312	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ch	SCI12	I ² C status register	SIS12	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Dh	SCI12	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 B320h	SCI12	Extended serial module enable register	ESMER	8	8	2, 3 PCLKB	2 ICLK	
0008 B321h	SCI12	Control register 0	CR0	8	8	2, 3 PCLKB	2 ICLK	
0008 B322h	SCI12	Control register 1	CR1	8	8	2, 3 PCLKB	2 ICLK	
0008 B323h	SCI12	Control register 2	CR2	8	8	2, 3 PCLKB	2 ICLK	
0008 B324h	SCI12	Control register 3	CR3	8	8	2, 3 PCLKB	2 ICLK	
0008 B325h	SCI12	Port control register	PCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B326h	SCI12	Interrupt control register	ICR	8	8	2, 3 PCLKB	2 ICLK	
0008 B327h	SCI12	Status register	STR	8	8	2, 3 PCLKB	2 ICLK	
0008 B328h	SCI12	Status clear register	STCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B329h	SCI12	Control field 0 data register	CF0DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ah	SCI12	Control field 0 compare enable register	CF0CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Bh	SCI12	Control field 0 receive data register	CF0RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ch	SCI12	Primary control field 1 data register	PCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Dh	SCI12	Secondary control field 1 data register	SCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Eh	SCI12	Control field 1 compare enable register	CF1CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Fh	SCI12	Control field 1 receive data register	CF1RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B330h	SCI12	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B331h	SCI12	Timer mode register	TMR	8	8	2, 3 PCLKB	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (31/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C0E5h	PORT5	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E6h	PORT6	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E7h	PORT7	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0E9h	PORT9	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EAh	PORTA	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EBh	PORTB	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EcH	PORTC	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EDh	PORTD	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0EEh	PORTE	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C0F0h	PORTG	Driving ability control register	DSCR	8	8	2, 3	PCLKB	2 ICLK
0008 C100h	MPC	CS output enable register	PFCSE	8	8	2, 3	PCLKB	2 ICLK
0008 C102h	MPC	CS output pin select register 0	PFCSS0	8	8	2, 3	PCLKB	2 ICLK
0008 C103h	MPC	CS output pin select register 1	PFCSS1	8	8	2, 3	PCLKB	2 ICLK
0008 C104h	MPC	Address output enable register 0	PFAOE0	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C105h	MPC	Address output enable register 1	PFAOE1	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C106h	MPC	External bus control register 0	PFBCR0	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C107h	MPC	External bus control register 1	PFBCR1	8	8, 16	2, 3	PCLKB	2 ICLK
0008 C114h	MPC	USB0 control register	PFUSB0	8	8	2, 3	PCLKB	2 ICLK
0008 C11Fh	MPC	Write-protect register	PWPR	8	8	2, 3	PCLKB	2 ICLK
0008 C140h	MPC	P00 pin function control register	P00PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C141h	MPC	P01 pin function control register	P01PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C142h	MPC	P02 pin function control register	P02PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C143h	MPC	P03 pin function control register	P03PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C145h	MPC	P05 pin function control register	P05PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C147h	MPC	P07 pin function control register	P07PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C148h	MPC	P10 pin function control register	P10PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C149h	MPC	P11 pin function control register	P11PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Ah	MPC	P12 pin function control register	P12PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Bh	MPC	P13 pin function control register	P13PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Ch	MPC	P14 pin function control register	P14PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Dh	MPC	P15 pin function control register	P15PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Eh	MPC	P16 pin function control register	P16PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C14Fh	MPC	P17 pin function control register	P17PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C150h	MPC	P20 pin function control register	P20PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C151h	MPC	P21 pin function control register	P21PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C152h	MPC	P22 pin function control register	P22PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C153h	MPC	P23 pin function control register	P23PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C154h	MPC	P24 pin function control register	P24PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C155h	MPC	P25 pin function control register	P25PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C156h	MPC	P26 pin function control register	P26PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C157h	MPC	P27 pin function control register	P27PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C158h	MPC	P30 pin function control register	P30PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C159h	MPC	P31 pin function control register	P31PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Ah	MPC	P32 pin function control register	P32PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Bh	MPC	P33 pin function control register	P33PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C15Ch	MPC	P34 pin function control register	P34PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C160h	MPC	P40 pin function control register	P40PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C161h	MPC	P41 pin function control register	P41PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C162h	MPC	P42 pin function control register	P42PFS	8	8	2, 3	PCLKB	2 ICLK
0008 C163h	MPC	P43 pin function control register	P43PFS	8	8	2, 3	PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (39/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
000A 0056h	USB0	USB request value register	USBVAL	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 / (\text{frequency ratio of ICLK/PCLKB})^8$	USBa
000A 0058h	USB0	USB request index register	USBINDX	16	16	9 PCLKB or more		
000A 005Ah	USB0	USB request length register	USBLENG	16	16	9 PCLKB or more		
000A 005Eh	USB0	DCP maximum packet size register	DCPMAXP	16	16	9 PCLKB or more		
000A 0060h	USB0	DCP control register	DCPCTR	16	16	9 PCLKB or more		
000A 0064h	USB0	Pipe window select register	PIPESEL	16	16	9 PCLKB or more		
000A 0068h	USB0	Pipe configuration register	PIPECFG	16	16	9 PCLKB or more		
000A 006Ch	USB0	Pipe maximum packet size register	PIPEMAXP	16	16	9 PCLKB or more		
000A 006Eh	USB0	Pipe cycle control register	PIPEPERI	16	16	9 PCLKB or more		
000A 0070h	USB0	Pipe 1 control register	PIPE1CTR	16	16	9 PCLKB or more		

Table 4.1 List of I/O Registers (Address Order) (42/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
007F C402h	FLASH	Flash mode register	FMODR	8	8	2, 3 FCLK	2, 3 ICLK	Flash Memory
007F C410h	FLASH	Flash access status register	FASTAT	8	8	2, 3 FCLK	2, 3 ICLK	
007F C411h	FLASH	Flash access error interrupt enable register	FAEINT	8	8	2, 3 FCLK	2, 3 ICLK	
007F C412h	FLASH	Flash ready interrupt enable register	FRDYIE	8	8	2, 3 FCLK	2, 3 ICLK	
007F C440h	FLASH	E2 DataFlash read enable register 0	DFLRE0	16	16	2, 3 FCLK	2, 3 ICLK	
007F C442h	FLASH	E2 DataFlash read enable register 1	DFLRE1	16	16	2, 3 FCLK	2, 3 ICLK	
007F C450h	FLASH	E2 DataFlash P/E enable register 0	DFLWE0	16	16	2, 3 FCLK	2, 3 ICLK	
007F C452h	FLASH	E2 DataFlash P/E enable register 1	DFLWE1	16	16	2, 3 FCLK	2, 3 ICLK	
007F C454h	FLASH	FCU RAM enable register	FCURAME	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFB0h	FLASH	Flash status register 0	FSTATR0	8	8	2, 3 FCLK	2, 3 ICLK	
007F FFB1h	FLASH	Flash status register 1	FSTATR1	8	8	2, 3 FCLK	2, 3 ICLK	
007F FFB2h	FLASH	Flash P/E mode entry register	FENTRYR	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFB4h	FLASH	Flash protection register	FPROTR	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFB6h	FLASH	Flash reset register	FRESETR	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFBAh	FLASH	FCU command register	FCMDR	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFC8h	FLASH	FCU processing switching register	FCPSR	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFCAh	FLASH	E2 data flash blank check control register	DFLBCCNT	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFCCh	FLASH	Flash P/E status register	FPESTAT	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFCEh	FLASH	E2 DataFlash blank check status register	DFLBCSTAT	16	16	2, 3 FCLK	2, 3 ICLK	
007F FFE8h	FLASH	Peripheral clock notification register	PCKAR	16	16	2, 3 FCLK	2, 3 ICLK	
FEFF FAC0h	FLASH	Unique ID register 0*9	UIDR0	8	8	1 ICLK	1 ICLK	Temperature sensor
FEFF FAC1h	FLASH	Unique ID register 1*9	UIDR1	8	8	1 ICLK	1 ICLK	
FEFF FAC2h	FLASH	Unique ID register 2*9	UIDR2	8	8	1 ICLK	1 ICLK	
FEFF FAC3h	FLASH	Unique ID register 3*9	UIDR3	8	8	1 ICLK	1 ICLK	
FEFF FAC4h	FLASH	Unique ID register 4*9	UIDR4	8	8	1 ICLK	1 ICLK	
FEFF FAC5h	FLASH	Unique ID register 5*9	UIDR5	8	8	1 ICLK	1 ICLK	
FEFF FAC6h	FLASH	Unique ID register 6*9	UIDR6	8	8	1 ICLK	1 ICLK	
FEFF FAC7h	FLASH	Unique ID register 7*9	UIDR7	8	8	1 ICLK	1 ICLK	
FEFF FAC8h	FLASH	Unique ID register 8*9	UIDR8	8	8	1 ICLK	1 ICLK	
FEFF FAC9h	FLASH	Unique ID register 9*9	UIDR9	8	8	1 ICLK	1 ICLK	
FEFF FACAh	FLASH	Unique ID register 10*9	UIDR10	8	8	1 ICLK	1 ICLK	
FEFF FACBh	FLASH	Unique ID register 11*9	UIDR11	8	8	1 ICLK	1 ICLK	
FEFF FACCh	FLASH	Unique ID register 12*9	UIDR12	8	8	1 ICLK	1 ICLK	
FEFF FACDh	FLASH	Unique ID register 13*9	UIDR13	8	8	1 ICLK	1 ICLK	
FEFF FACEh	FLASH	Unique ID register 14*9	UIDR14	8	8	1 ICLK	1 ICLK	
FEFF FACFh	FLASH	Unique ID register 15*9	UIDR15	8	8	1 ICLK	1 ICLK	
FEFF FAD2h	TEMPS	Temperature sensor calibration data register*9	TSCDRL	8	8	1 ICLK	1 ICLK	Temperature sensor
FEFF FAD3h	TEMPS	Temperature sensor calibration data register*9	TSCDRH	8	8	1 ICLK	1 ICLK	

- Note 1. When the same output trigger is specified for pulse output groups 2 and 3 by the PPG0.PCR setting, the PPG0.NDRH address is 000881ECh. When different output triggers are specified, the PPG0.NDRH addresses for pulse output groups 2 and 3 are 000881EEh and 000881ECh, respectively.
- Note 2. When the same output trigger is specified for pulse output groups 0 and 1 by the PPG0.PCR setting, the PPG0.NDRL address is 000881EDh. When different output triggers are specified, the PPG0.NDRL addresses for pulse output groups 0 and 1 are 000881EFh and 000881EDh, respectively.
- Note 3. When the same output trigger is specified for pulse output groups 6 and 7 by the PPG1.PCR setting, the PPG1.NDRH address is 000881FCh. When different output triggers are specified, the PPG1.NDRH addresses for pulse output groups 6 and 7 are 000881FEh and 000881FCh, respectively.
- Note 4. When the same output trigger is specified for pulse output groups 4 and 5 by the PPG1.PCR setting, the PPG1.NDRL address is 000881FDh. When different output triggers are specified, the PPG1.NDRL addresses for pulse output groups 4 and 5 are 000881Fh and 000881FDh, respectively.
- Note 5. Odd addresses should not be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMR0 or TMR2 register. Table 26.4 lists register allocation for 16-bit access in the User's manual: Hardware.
- Note 6. The CAN2 module is not provided in products less than 1 Mbyte of ROM.
- Note 7. The CAN0 module is not provided in products less than 512 Kbytes of ROM.
- Note 8. When the register is accessed while the USB is operating, a delay may be generated in accessing.
- Note 9. These registers are only present in the G version.

Table 5.4 DC Characteristics (3) (for D and G Versions (-40 ≤ Ta ≤ +85°C))

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{op}

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions		
Supply current*1	High-speed operating mode	Max.*2	I _{CC} *3	—	—	100	mA	ICLK = 100 MHz PCLKB = 50 MHz FCLK = 50 MHz BCLK = 50 MHz		
		Normal		—	52	—				
		Peripheral function: clock signal supplied*4		—	40	—				
		Peripheral function: clock signal stopped*4		—	25	60				
		Sleep mode		—	20	30				
		All-module-clock-stop mode (reference value)		—	15	—				
		Increased by BGO operation*5		—	4	—		ICLK = 1 MHz		
		Low-speed operating mode 1*6		—	1	—		ICLK = 32.768 kHz		
		Low-speed operating mode 2		—	0.2	6				
		Software standby mode		—	22	200	μA			
	Deep software standby mode	Power supplied to RAM and USB resume detecting unit		—	21	60				
		Power not supplied to RAM and USB resume detecting unit		—	6.2	28				
		Power-on reset circuit and low-power function enabled consumption function disabled		—	3	—				
		Power-on reset circuit and low-power function enabled consumption function enabled		—	1.7	—		V _{BATT} = 2.3 V		
		Increased by RTC operation		—	3.3	—		V _{BATT} = 3.3 V		
		RTC operation when VCC is off		—	—	—				
Analog power supply current*7	During 12-bit A/D conversion (including temperature sensor)			I _{AVCC0}	—	2.3	3.2	mA		
	During 10-bit A/D conversion			I _{VREFH} *7	—	1.0	1.65	mA		
	During D/A conversion (per unit)				—	0.7	1.0	mA		
	Waiting for A/D, D/A conversion (all units)*8			—	—	25	35	μA		
	A/D, D/A converter in standby mode (all units)*8				—	0.1	4.0	μA		
Reference power supply current	During 12-bit A/D conversion			I _{VREFH0}	—	0.6	0.7	mA		
	Waiting for 12-bit A/D conversion (per unit)				—	0.5	0.6	mA		
	12-bit A/D converter in standby mode (per unit)				—	0.1	2.0	μA		
RAM standby voltage			V _{RAM}	2.7	—	—	V			
VCC rising gradient			SrVCC	8.4	—	20000	μs/V			
VCC falling gradient*8			SfVCC	8.4	—	—	μs/V			

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. I_{CC} depends on f (ICLK) as follows. (ICLK:PCLK:BCLK:BCLK pin = 8:4:4:2)

I_{CC} Max. = 0.87 × f + 13 (max. operation in high-speed operating mode)

I_{CC} Typ. = 0.35 × f + 5 (normal operation in high-speed operating mode)

I_{CC} Typ. = 1.0 × f + 3 (low-speed operating mode 1)

I_{CC} Max. = 0.48 × f + 12 (sleep mode)

Note 4. This does not include the BGO operation.

Note 5. This is the increase for programming or erasure of the ROM or flash memory for data storage during program execution.

Note 6. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 7. The current values for 10-bit A/D converter and 10-bit D/A converter are included in the current from the VREFH pin.

Note 8. The values are the sum of I_{AVCC0} and I_{VREFH}.

5.3.1 Reset Timing

Table 5.10 Reset Timing

Conditions: $V_{CC} = AVCC_0 = V_{REFH} = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, $V_{REFH0} = 2.7$ V to $AVCC_0$, $V_{SS} = AVSS_0 = V_{REFL}/V_{REFL0} = V_{SS_USB} = 0$ V, $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	Power-on	t_{RESWP}	2	—	—	ms	Figure 5.1 Figure 5.2
	Deep software standby mode	t_{RESWD}	1	—	—	ms	
	Software standby mode, low-speed operating mode 2	t_{RESWS}	1	—	—	ms	
	Programming or erasure of the ROM or E2 data-flash memory or blank checking of the E2 DataFlash memory	t_{RESW}	200	—	—	μs	
	Other than above	t_{RESW}	200	—	—	μs	
Wait time after RES# cancellation		t_{RESWT}	59	—	60	t_{cyc}	Figure 5.1
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)		t_{RESW2}	112	—	120	t_{cyc}	




Figure 5.1 Reset Input Timing at Power-On




Figure 5.2 Reset Input Timing




Figure 5.34 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0)




Figure 5.35 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)




Figure 5.43 Voltage Detection Circuit Timing (V_{det2})

5.12 E² Flash Characteristics

Table 5.32 E² Flash Characteristics (1)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

Temperature range for the programming/erasure operation: T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Reprogram/erase cycle*1	N _{DPEC}	100000	—	—	Times	
Data hold time	t _{DDRP}	30*2	—	—	Year	T _a = +85°C

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000), erasing can be performed n times for each block. For instance, when 128-byte programming is performed 16 times for different addresses in 2-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This value is based on the result of the reliability test.

Table 5.33 E² Flash Characteristics (2)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

Temperature range for the programming/erasure operation: T_a = T_{opr}

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time N _{DPEC} ≤ 100 times	t _{DP2}	—	0.7	6	—	0.25	2	ms
Programming time N _{DPEC} > 100 times	t _{DP2}	—	0.7	6	—	0.25	2	ms
Erasure time N _{DPEC} ≤ 100 times	t _{DE32}	—	4	40	—	2	20	ms
Erasure time N _{DPEC} > 100 times	t _{DE32}	—	7	40	—	4	20	ms
Blank check time	t _{DBC2}	—	—	100	—	—	30	μs
Suspend delay time during programming	t _{DSPD}	—	—	250	—	—	120	μs
First suspend delay time during erasure (in suspend priority mode)	t _{DSESD1}	—	—	250	—	—	120	μs
Second suspend delay time during erasure (in suspend priority mode)	t _{DSESD2}	—	—	500	—	—	300	μs
Suspend delay time during erasure (in erasure priority mode)	t _{DSEED}	—	—	500	—	—	300	μs




Figure H 80-Pin LQFP (PLQP0080KB-A)

REVISION HISTORY		RX630 Group Datasheet
------------------	--	-----------------------

Rev.	Date	Description	
		Page	Summary
0.50	May 13, 2011	—	First Edition issued
1.00	Sep 13, 2011	All	
		1. Overview	
		2, 4, 6	Table 1.1 Outline of Specifications: Reset, real time clock, package, changed
		8 to 9	Table 1.3 List of Products Table, changed
		12	Table 1.4 List of Pin Functions: BSCANP pin, added
		17	Figure 1.3 Pin Assignments (177-Pin TFLGA), added
		18	Figure 1.4 Pin Assignments (176-Pin LFBGA), added
		19	Figure 1.5 Pin Assignments (176-Pin LQFP): 16-pin and 18-pin, changed
		20	Figure 1.6 Pin Assignments (145-Pin TFLGA), added
		21	Figure 1.7 Pin Assignments (144-Pin LQFP): 16-pin, changed
		22	Figure 1.8 Pin Assignments (100-Pin TFLGA), added
		23	Figure 1.9 Pin Assignments (100-Pin LQFP): 7-pin, changed
		25 to 32	Table 1.5 List of Pins and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA), added
		41 to 47	Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA), added
		55 to 59	Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA), added
		4. I/O Registers	
		75	(1) I/O Register Addresses (Address Order), changed
		76	(3) Number of I/O Registers to Access Cycles, changed
		77 to 116	Table 5.1 List of I/O Registers, changed
		5. Electrical Characteristics	
		117 to 156	Added
		Appendix 1. Port States in Each Processing Mode	
		157	Figure A. 177-Pin TFLGA (PTLG0177KA-A), added
		158	Figure B. 176-Pin LFBGA (PLBG0176GA-A), added
		160	Figure D. 145-Pin TFLGA (PTLG0145KA-A), added
		162	Figure F. 100-Pin TFLGA (PTLG0100KA-A), added