

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I ² C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	117
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5630dcblk-u0

	A	B	C	D	E	F	G	H	J	K	L	M	N		
13	PE3	PE4	PK4	PE6	P67	PA2	PA4	PA7	PB1	PB5	PL0	PL1	P74	13	
12	PE1	PE2	P70	PE5	P65	PA1	VCC	PB0	PB2	PB6	P73	PC1	P75	12	
11	P62	P61	PE0	PK5	P66	VSS	PA6	P71	PB4	PB7	PC2	PC0	PC3	11	
10	PK3	PK2	P63	PE7	PA0	PA3	PA5	P72	PB3	P76	PC4	P77	P82	10	
9	PD6	PD4	PD7	P64	RX630 Group PTLG0145KA-A (145-Pin TFLGA) (Upper perspective view)					P80	PC5	P81	PC7	9	
8	PD2	PD0	PD3	P60						VCC	P83	PC6	VSS	8	
7	P92	P91	PD1	PD5						P51	P52	P50	P55	7	
6	P90	P47	VSS	P93						P53	P56	VSS_USB	USB0_DP	6	
5	P45	P43	P46	VCC	P44						P54	P13	VCC_USB	USB0_DM	5
4	P42	VREFL0	P41	P01	EMLE	VBATT	BSCANP	P35	P30	P15	P24	P12	P14	4	
3	P40	P05	VREFH0	P03	PJ5	PJ3	MD	VSS	P32	P31	P16	P86	P87	3	
2	P07	AVCC0	P02	PF5	VCL	XCOUT	RES#	VCC	P33	P26	P23	P17	P20	2	
1	AVSS0	VREFH	VREFL	P00	VSS	XCIN	XTAL	EXTAL	P34	P27	P25	P22	P21	1	
	A	B	C	D	E	F	G	H	J	K	L	M	N		

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pins and Pin Functions (145-Pin TFLGA).

Figure 1.6 Pin Assignment (145-Pin TFLGA)

RX630 Group
PTLG0100KA-A (100-Pin TFLGA)
(Top View)

	A	B	C	D	E	F	G	H	J	K	
10	PE2	PE3	PE4	PA0	PA3	VSS	VCC	PB7	PC1	PC2	10
9	PE1	PD7	PE5	PA1	PA5	PA7	PB1	PB6	PC0	PC3	9
8	PE0	PD6	PD5	PE7	PA4	PB0	PB4	PC6	PC4	PC5	8
7	PD4	PD3	PD2	PE6	PA6	PB2	PB5	PC7	P50	P51	7
6	PD0	PD1	P47	P46	PA2	PB3	P52	P54	VCC_USB	USB0_DP	6
5	P43	P44	P42	P45	P41	P12	P53	P55	VSS_USB	USB0_DM	5
4	VREFL0	P40	VREFH0	VBATT	P34	P32	P27	P15	P13	P14	4
3	P07	AVCC0	PJ3	MD	RES#	P35	P30	P16	P17	P20	3
2	VREFH	AVSS0	VREFL	XCOUNT	VSS	VCC	P31	P25	P21	P22	2
1	P05	EMLE	VCL	XCIN	XTAL	EXTAL	P33	P26	P24	P23	1
	A	B	C	D	E	F	G	H	J	K	

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pins and Pin Functions (145-Pin TFLGA).

Figure 1.8 Pin Assignment (100-Pin TFLGA)

Table 1.8 List of Pins and Pin Functions (144-Pin LQFP) (1/4)

Pin Number 144-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
1	AVSS0						
2		P05				IRQ13	DA1
3	VREFH						
4		P03				IRQ11	DA0
5	VREFL						
6		P02		TMCI1	SCK6	IRQ10	AN020
7		P01		TMCIO	RXD6/SMISO6/SSCL6	IRQ9	AN019
8		P00		TMRI0	TXD6/SMOSI6/SSDA6	IRQ8	AN018
9		PF5				IRQ4	
10	EMLE						
11		PJ5					
12	VSS						
13		PJ3		MTIOC3C	CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0#		
14	VCL						
15	VBATT						
16	MD/FINED						
17	XCIN						
18	XCOUP						
19	RES#						
20	XTAL	P37					
21	VSS						
22	EXTAL	P36					
23	VCC						
24		P35				NMI	
25	TRST#	P34		MTIOC0A/TMCI3/PO12/ POE2#	SCK6/SCK0	IRQ4	
26		P33		MTIOC0D/TIOCD0/ TMRI3/PO11/POE3#	RXD6/RXD0/SMISO6/ SMISO0/SSCL6/SSCL0/ CRX0	IRQ3-DS	
27		P32		MTIOC0C/TIOCC0/TMO3/ PO10/RTCOUT/RTCIC2	TXD6/TXD0/SMOSI6/ SMOSI0/SSDA6/SSDA0/ CTX0	IRQ2-DS	
28	TMS	P31		MTIOC4D/TMCI2/PO9/ RTCIC1	CTS1#/RTS1#/SS1#/ SSLB0	IRQ1-DS	
29	TDI	P30		MTIOC4B/TMRI3/PO8/ RTCIC0/POE8#	RXD1/SMISO1/SSCL1/ MISOB	IRQ0-DS	
30	TCK/FINEC	P27	CS7#	MTIOC2B/TMCI3/PO7	SCK1/RSPCKB		
31	TDO	P26	CS6#	MTIOC2A/TMO1/PO6	TXD1/CTS3#/RTS3#/ SMOSI1/SS3#/SSDA1/ MOSIB		
32		P25	CS5#	MTIOC4C/MTCLKB/ TIOCA4/PO5	RXD3/SMISO3/SSCL3		ADTRG0#
33		P24	CS4#	MTIOC4A/MTCLKA/ TIOCB4/TMRI1/PO4	SCK3		
34		P23		MTIOC3D/MTCLKD/ TIOCD3/PO3	TXD3/CTS0#/RTS0#/ SMOSI3/SS0#/SSDA3		
35		P22		MTIOC3B/MTCLKC/ TIOCC3/TMO0/PO2	SCK0		
36		P21		MTIOC1B/TIOCA3/ TMCIO/PO1	RXD0/SMISO0/SSCL0/ SCL1	IRQ9	
37		P20		MTIOC1A/TIOCB3/ TMRI0/PO0	TXD0/SMOSI0/SSDA0/ SDA1	IRQ8	

Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA) (2/3)

Pin Number 100-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
E4	TRST#	P34		MTIOC0A/TMCI3/PO12/ POE2#	SCK6/SCK0	IRQ4	
E5		P41				IRQ9-DS	AN001
E6		PA2	A2	PO18	RXD5/SMISO5/SSCL5/ SSLA3		
E7		PA6	A6	MTIC5V/MTCLKB/ TIOCA2/TMCI3/PO22/ POE2#	CTS5#/RTS5#/SS5#/ MOSIA		
E8		PA4	A4	MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS	
E9		PA5	A5	TIOCB1/PO21	RSPCKA		
E10		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	RXD5/SMISO5/SSCL5	IRQ6-DS	
F1	EXTAL	P36					
F2	VCC						
F3		P35				NMI	
F4		P32		MTIOC0C/TIOCC0/ TMO3/PO10/RTCOUT/ RTClC2	TXD6/TXD0/SMOSI6/ SMOSI0/SSDA6/SSDA0/ CTX0*1	IRQ2-DS	
F5		P12		TMCI1	RXD2/SMISO2/SSCL2/ SCL0[FM+]	IRQ2	
F6		PB3	A11	MTIOC0A/MTIOC4A/ TIOCD3/TCLKD/TMO0/ PO27/POE3#	SCK6		
F7		PB2	A10	TIOCC3/TCLKC/PO26	CTS6#/RTS6#/SS6#		
F8		PB0	A8	MTIC5W/TIOCA3/PO24	RXD6/SMISO6/SSCL6/ RSPCKA	IRQ12	
F9		PA7	A7	TIOCB2/PO23	MISOA		
F10	VSS						
G1		P33		MTIOC0D/TIOCD0/TMRI3 PO11/POE3#	RXD6/RXD0/SMISO6/ SMISO0/SSCL6/SSCL0/ CRX0*1	IRQ3-DS	
G2	TMS	P31		MTIOC4D/TMCI2/PO9/ RTClC1	CTS1#/RTS1#/SS1#/ SSLB0	IRQ1-DS	
G3	TDI	P30		MTIOC4B/TMRI3/PO8/ RTClC0/POE8#	RXD1/SMISO1/SSCL1/ MISOB	IRQ0-DS	
G4	TCK/FINEC	P27	CS7#	MTIOC2B/TMCI3/ PO7	SCK1/RSPCKB		
G5		P53*2	BCLK				
G6		P52	RD#		RXD2/SMISO2/SSCL2/ SSLB3		
G7		PB5	A13	MTIOC2A/MTIOC1B/ TIOCB4/TMRI1/PO29/ POE1#	SCK9		
G8		PB4	A12	TIOCA4/PO28	CTS9#/RTS9#/SS9#		
G9		PB1	A9	MTIOC0C/MTIOC4C/ TIOCB3/TMCI0/PO25	TXD6/SMOSI6/SSDA6	IRQ4-DS	
G10	VCC						
H1	TDO	P26	CS6#	MTIOC2A/TMO1/PO6	TXD1/CTS3#/RTS3#/ SMOSI1/SS3#/SSDA1/ MOSIB		
H2		P25	CS5#	MTIOC4C/MTCLKB/ TIOCA4/PO5	RXD3/SMISO3/SSCL3		ADTRG0#
H3		P16		MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/TMO2/ PO14/RTCOUT	TXD1/RXD3/SMOSI1/ SMISO3/SSDA1/SSCL3/ MOSIA/SCL2-DS/IERXD/ USB0_VBUS	IRQ6	ADTRG0#

Table 1.10 List of Pins and Pin Functions (100-Pin LQFP) (2/3)

Pin Number 100-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
33		P13		MTIOC0B/TIOCA5/TMO3/ PO13	TXD2/SMOSI2/SSDA2/ SDA0[FM+]	IRQ3	ADTRG#
34		P12		TMCI1	RXD2/SMISO2/SSCL2/ SCL0[FM+]	IRQ2	
35	VCC_USB						
36					USB0_DM		
37					USB0_DP		
38	VSS_USB						
39		P55	WAIT#	MTIOC4D/TMO3	CRX1	IRQ10	
40		P54	ALE	MTIOC4B/TMCI1	CTS2#/RTS2#/SS2#/ CTX1		
41	BCLK	P53*2					
42		P52	RD#		RXD2/SMISO2/SSCL2/ SSLB3		
43		P51	WR1#/BC1#/ WAIT#		SCK2/SSLB2		
44		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2/ SSLB1		
45		PC7	A23/CS0#	MTIOC3A/MTCLKB/ TMO2/PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
46		PC6	A22/CS1#	MTIOC3C/MTCLKA/ TMCI2/PO30	RXD8/SMISO8/SSCL8/ MOSIA	IRQ13	
47		PC5	A21/CS2#/ WAIT#	MTIOC3B/MTCLKD/ TMRI2/PO29	SCK8/RSPCKA		
48		PC4	A20/CS3#	MTIOC3D/MTCLKC/ TMCI1/PO25/POE0#	SCK5/CTS8#/RTS8#/ SS8#/SSLA0		
49		PC3	A19	MTIOC4D/TCLKB/PO24	TXD5/SMOSI5/SSDA5/ IETXD		
50		PC2	A18	MTIOC4B/TCLKA/PO21	RXD5/SMISO5/SSCL5/ SSLA3/IERXD		
51		PC1	A17	MTIOC3A/TCLKD/PO18	SCK5/SSLA2	IRQ12	
52		PC0	A16	MTIOC3C/TCLKC/PO17	CTS5#/RTS5#/SS5#/ SSLA1	IRQ14	
53		PB7	A15	MTIOC3B/TIOCB5/PO31	TXD9/SMOSI9/SSDA9		
54		PB6	A14	MTIOC3D/TIOCA5/PO30	RXD9/SMISO9/SSCL9		
55		PB5	A13	MTIOC2A/MTIOC1B/ TIOCB4/TMRI1/PO29/ POE1#	SCK9		
56		PB4	A12	TIOCA4/PO28	CTS9#/RTS9#/SS9#		
57		PB3	A11	MTIOC0A/MTIOC4A/ TIOCD3/TCLKD/TMO0/ PO27/POE3#	SCK6		
58		PB2	A10	TIOCC3/TCLKC/PO26	CTS6#/RTS6#/SS6#		
59		PB1	A9	MTIOC0C/MTIOC4C/ TIOCB3/TMCI0/PO25	TXD6/SMOSI6/SSDA6	IRQ4-DS	
60	VCC						
61		PB0	A8	MTIC5W/TIOCA3/PO24	RXD6/SMISO6/SSCL6/ RSPCKA	IRQ12	
62	VSS						
63		PA7	A7	TIOCB2/PO23	MISOA		
64		PA6	A6	MTIC5V/MTCLKB/ TIOCA2/TMCI3/PO22/ POE2#	CTS5#/RTS5#/SS5#/ MOSIA		
65		PA5	A5	TIOCB1/PO21	RSPCKA		
66		PA4	A4	MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS	

2. CPU

The RX CPU has sixteen general-purpose registers, nine control registers, and one accumulator used for DSP instructions.




Figure 2.1 Register Set of the CPU

Table 4.1 List of I/O Registers (Address Order) (6/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 7093h	ICU	Interrupt request register 147	IR147	8	8	2	ICLK	ICUB
0008 7094h	ICU	Interrupt request register 148	IR148	8	8	2	ICLK	
0008 7095h	ICU	Interrupt request register 149	IR149	8	8	2	ICLK	
0008 7096h	ICU	Interrupt request register 150	IR150	8	8	2	ICLK	
0008 7097h	ICU	Interrupt request register 151	IR151	8	8	2	ICLK	
0008 7098h	ICU	Interrupt request register 152	IR152	8	8	2	ICLK	
0008 7099h	ICU	Interrupt request register 153	IR153	8	8	2	ICLK	
0008 709Ah	ICU	Interrupt request register 154	IR154	8	8	2	ICLK	
0008 709Bh	ICU	Interrupt request register 155	IR155	8	8	2	ICLK	
0008 709Ch	ICU	Interrupt request register 156	IR156	8	8	2	ICLK	
0008 709Dh	ICU	Interrupt request register 157	IR157	8	8	2	ICLK	
0008 709Eh	ICU	Interrupt request register 158	IR158	8	8	2	ICLK	
0008 709Fh	ICU	Interrupt request register 159	IR159	8	8	2	ICLK	
0008 70A0h	ICU	Interrupt request register 160	IR160	8	8	2	ICLK	
0008 70A1h	ICU	Interrupt request register 161	IR161	8	8	2	ICLK	
0008 70A2h	ICU	Interrupt request register 162	IR162	8	8	2	ICLK	
0008 70A3h	ICU	Interrupt request register 163	IR163	8	8	2	ICLK	
0008 70A4h	ICU	Interrupt request register 164	IR164	8	8	2	ICLK	
0008 70A5h	ICU	Interrupt request register 165	IR165	8	8	2	ICLK	
0008 70A6h	ICU	Interrupt request register 166	IR166	8	8	2	ICLK	
0008 70A7h	ICU	Interrupt request register 167	IR167	8	8	2	ICLK	
0008 70AAh	ICU	Interrupt request register 170	IR170	8	8	2	ICLK	
0008 70ABh	ICU	Interrupt request register 171	IR171	8	8	2	ICLK	
0008 70ACh	ICU	Interrupt request register 172	IR172	8	8	2	ICLK	
0008 70ADh	ICU	Interrupt request register 173	IR173	8	8	2	ICLK	
0008 70AEh	ICU	Interrupt request register 174	IR174	8	8	2	ICLK	
0008 70AFh	ICU	Interrupt request register 175	IR175	8	8	2	ICLK	
0008 70B0h	ICU	Interrupt request register 176	IR176	8	8	2	ICLK	
0008 70B1h	ICU	Interrupt request register 177	IR177	8	8	2	ICLK	
0008 70B2h	ICU	Interrupt request register 178	IR178	8	8	2	ICLK	
0008 70B3h	ICU	Interrupt request register 179	IR179	8	8	2	ICLK	
0008 70B4h	ICU	Interrupt request register 180	IR180	8	8	2	ICLK	
0008 70B5h	ICU	Interrupt request register 181	IR181	8	8	2	ICLK	
0008 70B6h	ICU	Interrupt request register 182	IR182	8	8	2	ICLK	
0008 70B7h	ICU	Interrupt request register 183	IR183	8	8	2	ICLK	
0008 70B8h	ICU	Interrupt request register 184	IR184	8	8	2	ICLK	
0008 70B9h	ICU	Interrupt request register 185	IR185	8	8	2	ICLK	
0008 70BAh	ICU	Interrupt request register 186	IR186	8	8	2	ICLK	
0008 70BBh	ICU	Interrupt request register 187	IR187	8	8	2	ICLK	
0008 70BCh	ICU	Interrupt request register 188	IR188	8	8	2	ICLK	
0008 70BDh	ICU	Interrupt request register 189	IR189	8	8	2	ICLK	
0008 70BEh	ICU	Interrupt request register 190	IR190	8	8	2	ICLK	
0008 70BFh	ICU	Interrupt request register 191	IR191	8	8	2	ICLK	
0008 70C0h	ICU	Interrupt request register 192	IR192	8	8	2	ICLK	
0008 70C1h	ICU	Interrupt request register 193	IR193	8	8	2	ICLK	
0008 70C2h	ICU	Interrupt request register 194	IR194	8	8	2	ICLK	
0008 70C3h	ICU	Interrupt request register 195	IR195	8	8	2	ICLK	
0008 70C4h	ICU	Interrupt request register 196	IR196	8	8	2	ICLK	
0008 70C5h	ICU	Interrupt request register 197	IR197	8	8	2	ICLK	
0008 70C6h	ICU	Interrupt request register 198	IR198	8	8	2	ICLK	

Table 4.1 List of I/O Registers (Address Order) (20/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 83C3h	RSPI2	RSPI status register	SPSR	8	8	2, 3	PCLKB	2 ICLK
0008 83C4h	RSPI2	RSPI data register	SPDR	32	16, 32	2, 3	PCLKB	2 ICLK
0008 83C8h	RSPI2	RSPI sequence control register	SPSCR	8	8	2, 3	PCLKB	2 ICLK
0008 83C9h	RSPI2	RSPI sequence status register	SPSSR	8	8	2, 3	PCLKB	2 ICLK
0008 83CAh	RSPI2	RSPI bit rate register	SPBR	8	8	2, 3	PCLKB	2 ICLK
0008 83CBh	RSPI2	RSPI data control register	SPDCR	8	8	2, 3	PCLKB	2 ICLK
0008 83CCh	RSPI2	RSPI clock delay register	SPCKD	8	8	2, 3	PCLKB	2 ICLK
0008 83CDh	RSPI2	RSPI slave select negation delay register	SSLND	8	8	2, 3	PCLKB	2 ICLK
0008 83CEh	RSPI2	RSPI next-access delay register	SPND	8	8	2, 3	PCLKB	2 ICLK
0008 83CFh	RSPI2	RSPI control register 2	SPCR2	8	8	2, 3	PCLKB	2 ICLK
0008 83D0h	RSPI2	RSPI command register 0	SPCMD0	16	16	2, 3	PCLKB	2 ICLK
0008 83D2h	RSPI2	RSPI command register 1	SPCMD1	16	16	2, 3	PCLKB	2 ICLK
0008 83D4h	RSPI2	RSPI command register 2	SPCMD2	16	16	2, 3	PCLKB	2 ICLK
0008 83D6h	RSPI2	RSPI command register 3	SPCMD3	16	16	2, 3	PCLKB	2 ICLK
0008 83D8h	RSPI2	RSPI command register 4	SPCMD4	16	16	2, 3	PCLKB	2 ICLK
0008 83DAh	RSPI2	RSPI command register 5	SPCMD5	16	16	2, 3	PCLKB	2 ICLK
0008 83DCh	RSPI2	RSPI command register 6	SPCMD6	16	16	2, 3	PCLKB	2 ICLK
0008 83DEh	RSPI2	RSPI command register 7	SPCMD7	16	16	2, 3	PCLKB	2 ICLK
0008 8600h	MTU3	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8601h	MTU4	Timer control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0008 8602h	MTU3	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8603h	MTU4	Timer mode register	TMDR	8	8	2, 3	PCLKB	2 ICLK
0008 8604h	MTU3	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8605h	MTU3	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8606h	MTU4	Timer I/O control register H	TIORH	8	8	2, 3	PCLKB	2 ICLK
0008 8607h	MTU4	Timer I/O control register L	TIORL	8	8	2, 3	PCLKB	2 ICLK
0008 8608h	MTU3	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 8609h	MTU4	Timer interrupt enable register	TIER	8	8	2, 3	PCLKB	2 ICLK
0008 860Ah	MTU	Timer output master enable register	TOER	8	8	2, 3	PCLKB	2 ICLK
0008 860Dh	MTU	Timer gate control register	TGCR	8	8	2, 3	PCLKB	2 ICLK
0008 860Eh	MTU	Timer output control register 1	TOCR1	8	8	2, 3	PCLKB	2 ICLK
0008 860Fh	MTU	Timer output control register 2	TOCR2	8	8	2, 3	PCLKB	2 ICLK
0008 8610h	MTU3	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8612h	MTU4	Timer counter	TCNT	16	16	2, 3	PCLKB	2 ICLK
0008 8614h	MTU	Timer cycle data register	TCDR	16	16	2, 3	PCLKB	2 ICLK
0008 8616h	MTU	Timer dead time data register	TDDR	16	16	2, 3	PCLKB	2 ICLK
0008 8618h	MTU3	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Ah	MTU3	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 861Ch	MTU4	Timer general register A	TGRA	16	16	2, 3	PCLKB	2 ICLK
0008 861Eh	MTU4	Timer general register B	TGRB	16	16	2, 3	PCLKB	2 ICLK
0008 8620h	MTU	Timer subcounter	TCNTS	16	16	2, 3	PCLKB	2 ICLK
0008 8622h	MTU	Timer cycle buffer register	TCBR	16	16	2, 3	PCLKB	2 ICLK
0008 8624h	MTU3	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 8626h	MTU3	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 8628h	MTU4	Timer general register C	TGRC	16	16	2, 3	PCLKB	2 ICLK
0008 862Ah	MTU4	Timer general register D	TGRD	16	16	2, 3	PCLKB	2 ICLK
0008 862Ch	MTU3	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 862Dh	MTU4	Timer status register	TSR	8	8	2, 3	PCLKB	2 ICLK
0008 8630h	MTU	Timer interrupt skipping set register	TITCR	8	8	2, 3	PCLKB	2 ICLK
0008 8631h	MTU	Timer interrupt skipping counter	TITCNT	8	8	2, 3	PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (25/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A0A3h	SCI5	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	SCIc, SCId
0008 A0A4h	SCI5	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A5h	SCI5	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A6h	SCI5	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A7h	SCI5	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A8h	SCI5	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A9h	SCI5	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A0AAh	SCI5	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A0ABh	SCI5	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A0ACh	SCI5	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0ADh	SCI5	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C0h	SCI6	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C1h	SCI6	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C2h	SCI6	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C3h	SCI6	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C4h	SCI6	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C5h	SCI6	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C6h	SCI6	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C7h	SCI6	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C8h	SCI6	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0C9h	SCI6	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A0CAh	SCI6	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A0CBh	SCI6	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A0CCh	SCI6	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0CDh	SCI6	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E0h	SCI7	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E1h	SCI7	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E2h	SCI7	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E3h	SCI7	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E4h	SCI7	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E5h	SCI7	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E6h	SCI7	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E7h	SCI7	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E8h	SCI7	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0E9h	SCI7	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A0EAh	SCI7	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A0EBh	SCI7	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A0EcH	SCI7	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0EDh	SCI7	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A100h	SCI8	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A101h	SCI8	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A102h	SCI8	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A103h	SCI8	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A104h	SCI8	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A105h	SCI8	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A106h	SCI8	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A107h	SCI8	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A108h	SCI8	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A109h	SCI8	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A10Ah	SCI8	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (26/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A10Bh	SCI8	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SCIc, SCId
0008 A10Ch	SCI8	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A10Dh	SCI8	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A120h	SCI9	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A121h	SCI9	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A122h	SCI9	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A123h	SCI9	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A124h	SCI9	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A125h	SCI9	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A126h	SCI9	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A127h	SCI9	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A128h	SCI9	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A129h	SCI9	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Ah	SCI9	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Bh	SCI9	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Ch	SCI9	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Dh	SCI9	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A140h	SCI10	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A141h	SCI10	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A142h	SCI10	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A143h	SCI10	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A144h	SCI10	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A145h	SCI10	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A146h	SCI10	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A147h	SCI10	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A148h	SCI10	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A149h	SCI10	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Ah	SCI10	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Bh	SCI10	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Ch	SCI10	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Dh	SCI10	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A160h	SCI11	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A161h	SCI11	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A162h	SCI11	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A163h	SCI11	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A164h	SCI11	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A165h	SCI11	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A166h	SCI11	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A167h	SCI11	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A168h	SCI11	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A169h	SCI11	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Ah	SCI11	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Bh	SCI11	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Ch	SCI11	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Dh	SCI11	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A800h	IEB	IEBus control register	IECTR	8	8	3, 4 PCLKB	2, 3 ICLK	IEB
0008 A801h	IEB	IEBus command register	IECMR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A802h	IEB	IEBus master control register	IEMCR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A803h	IEB	IEBus master unit address register 1	IEAR1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A804h	IEB	IEBus master unit address register 2	IEAR2	8	8	3, 4 PCLKB	2, 3 ICLK	

Table 4.1 List of I/O Registers (Address Order) (27/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A805h	IEB	IEBus slave address setting register 1	IESA1	8	8	3, 4 PCLKB	2, 3 ICLK	IEB
0008 A806h	IEB	IEBus slave address setting register 2	IESA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A807h	IEB	IEBus transmit message length register	IETBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A809h	IEB	IEBus reception master address register 1	IEMA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ah	IEB	IEBus reception master address register 2	IEMA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Bh	IEB	IEBus receive control field register	IERCTL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ch	IEB	IEBus receive message length register	IERBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Eh	IEB	IEBus lock address register 1	IELA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Fh	IEB	IEBus lock address register 2	IELA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A810h	IEB	IEBus general flag register	IEFLG	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A811h	IEB	IEBus transmit status register	IETSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A812h	IEB	IEBus transmit interrupt enable register	IEIET	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A814h	IEB	IEBus receive status register	IERSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A815h	IEB	IEBus receive interrupt enable register	IEIER	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A818h	IEB	IEBus clock select register	IECKSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A900h to 0008 A91Fh	IEB	IEBus transmit data buffer register 001 to 032	IETB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 AA00h to 0008 AA1Fh	IEB	IEBus receive data buffer register 001 to 032	IERB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B300h	SCI12	Serial mode register	SMR12	8	8	3, 4 PCLKB	2, 3 ICLK	SC1c, SC1d
0008 B301h	SCI12	Bit rate register	BR12	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B302h	SCI12	Serial control register	SCR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B303h	SCI12	Transmit data register	TDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B304h	SCI12	Serial status register	SSR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B305h	SCI12	Receive data register	RDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B306h	SCI12	Smart card mode register	SCMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B307h	SCI12	Serial extended mode register	SEMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B308h	SCI12	Noise filter setting register	SNFR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B309h	SCI12	I ² C mode register 1	SIMR112	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ah	SCI12	I ² C mode register 2	SIMR212	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Bh	SCI12	I ² C mode register 3	SIMR312	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ch	SCI12	I ² C status register	SIS12	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Dh	SCI12	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 B320h	SCI12	Extended serial module enable register	ESMER	8	8	2, 3 PCLKB	2 ICLK	
0008 B321h	SCI12	Control register 0	CR0	8	8	2, 3 PCLKB	2 ICLK	
0008 B322h	SCI12	Control register 1	CR1	8	8	2, 3 PCLKB	2 ICLK	
0008 B323h	SCI12	Control register 2	CR2	8	8	2, 3 PCLKB	2 ICLK	
0008 B324h	SCI12	Control register 3	CR3	8	8	2, 3 PCLKB	2 ICLK	
0008 B325h	SCI12	Port control register	PCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B326h	SCI12	Interrupt control register	ICR	8	8	2, 3 PCLKB	2 ICLK	
0008 B327h	SCI12	Status register	STR	8	8	2, 3 PCLKB	2 ICLK	
0008 B328h	SCI12	Status clear register	STCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B329h	SCI12	Control field 0 data register	CF0DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ah	SCI12	Control field 0 compare enable register	CF0CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Bh	SCI12	Control field 0 receive data register	CF0RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ch	SCI12	Primary control field 1 data register	PCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Dh	SCI12	Secondary control field 1 data register	SCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Eh	SCI12	Control field 1 compare enable register	CF1CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Fh	SCI12	Control field 1 receive data register	CF1RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B330h	SCI12	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B331h	SCI12	Timer mode register	TMR	8	8	2, 3 PCLKB	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (28/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B332h	SCI12	Timer prescaler register	TPRE	8	8	2, 3	PCLKB	2 ICLK
0008 B333h	SCI12	Timer count register	TCNT	8	8	2, 3	PCLKB	2 ICLK
0008 C000h	PORT0	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C001h	PORT1	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C002h	PORT2	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C003h	PORT3	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C004h	PORT4	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C005h	PORT5	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C006h	PORT6	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C007h	PORT7	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C008h	PORT8	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C009h	PORT9	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Ah	PORTA	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Bh	PORTB	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Ch	PORTC	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Dh	PORTD	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Eh	PORTE	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C00Fh	PORTF	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C010h	PORTG	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C011h	PORTH	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C012h	PORTJ	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C013h	PORTK	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C014h	PORTL	Port direction register	PDR	8	8	2, 3	PCLKB	2 ICLK
0008 C020h	PORT0	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C021h	PORT1	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C022h	PORT2	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C023h	PORT3	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C024h	PORT4	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C025h	PORT5	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C026h	PORT6	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C027h	PORT7	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C028h	PORT8	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C029h	PORT9	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Ah	PORTA	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Bh	PORTB	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Ch	PORTC	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Dh	PORTD	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Eh	PORTE	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C02Fh	PORTF	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C030h	PORTG	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C031h	PORTH	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C032h	PORTJ	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C033h	PORTK	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C034h	PORTL	Port output data register	PODR	8	8	2, 3	PCLKB	2 ICLK
0008 C040h	PORT0	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK
0008 C041h	PORT1	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK
0008 C042h	PORT2	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK
0008 C043h	PORT3	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK
0008 C044h	PORT4	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK
0008 C045h	PORT5	Port input data register	PIDR	8	8	2, 3	PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (36/42)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0009 0853h	CAN0	Mailbox search mode register	MSMR	8	8	2, 3	PCLKB	2 ICLK
0009 0854h	CAN0	Time stamp register	TSR	16	16	2, 3	PCLKB	2 ICLK
0009 0856h	CAN0	Acceptance filter support register	AFSR	16	16	2, 3	PCLKB	2 ICLK
0009 0858h	CAN0	Test control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0009 1200h to 0009 13FFh	CAN1	Mailbox registers 0 to 31	MBO to 31	128	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1400h to 0009 141Fh	CAN1	Mask register 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1420h	CAN1	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1424h	CAN1	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1428h	CAN1	Mask invalid register	MKIVLR	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 142Ch	CAN1	Mailbox interrupt enable register	MIER	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1820h to 0009 183Fh	CAN1	Message control registers 0 to 31	MCTL0 to 31	8	8	2, 3	PCLKB	2 ICLK
0009 1840h	CAN1	Control register	CTLR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 1842h	CAN1	Status register	STR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 1844h	CAN1	Bit configuration register	BCR	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 1848h	CAN1	Receive FIFO control register	RFCR	8	8	2, 3	PCLKB	2 ICLK
0009 1849h	CAN1	Receive FIFO pointer control register	RFPCR	8	8	2, 3	PCLKB	2 ICLK
0009 184Ah	CAN1	Transmit FIFO control register	TFCR	8	8	2, 3	PCLKB	2 ICLK
0009 184Bh	CAN1	Transmit FIFO pointer control register	TFPCR	8	8	2, 3	PCLKB	2 ICLK
0009 184Ch	CAN1	Error interrupt enable register	EIER	8	8	2, 3	PCLKB	2 ICLK
0009 184Dh	CAN1	Error interrupt factor judge register	EIFR	8	8	2, 3	PCLKB	2 ICLK
0009 184Eh	CAN1	Receive error count register	RECR	8	8	2, 3	PCLKB	2 ICLK
0009 184Fh	CAN1	Transmit error count register	TECR	8	8	2, 3	PCLKB	2 ICLK
0009 1850h	CAN1	Error code store register	ECSR	8	8	2, 3	PCLKB	2 ICLK
0009 1851h	CAN1	Channel search support register	CSSR	8	8	2, 3	PCLKB	2 ICLK
0009 1852h	CAN1	Mailbox search status register	MSSR	8	8	2, 3	PCLKB	2 ICLK
0009 1853h	CAN1	Mailbox search mode register	MSMR	8	8	2, 3	PCLKB	2 ICLK
0009 1854h	CAN1	Time stamp register	TSR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 1856h	CAN1	Acceptance filter support register	AFSR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 1858h	CAN1	Test control register	TCR	8	8	2, 3	PCLKB	2 ICLK
0009 2200h to 0009 23FFh	CAN2	Mailbox registers 0 to 31	MBO to 31	128	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 2400h to 0009 241Fh	CAN2	Mask register 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 2420h	CAN2	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 2424h	CAN2	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 2428h	CAN2	Mask invalid register	MKIVLR	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 242Ch	CAN2	Mailbox interrupt enable register	MIER	32	8, 16, 32	2, 3	PCLKB	2 ICLK
0009 2820h to 0009 283Fh	CAN2	Message control registers 0 to 31	MCTL0 to 31	8	8	2, 3	PCLKB	2 ICLK
0009 2820h to 0009 283Fh	CAN2	Message control registers 0 to 31	MCTL0 to 31	8	8	2, 3	PCLKB	2 ICLK
0009 2840h	CAN2	Control register	CTLR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 2842h	CAN2	Status register	STR	16	8, 16	2, 3	PCLKB	2 ICLK
0009 2844h	CAN2	Bit configuration register	BCR	32	8, 16, 32	2, 3	PCLKB	2 ICLK

5.3.2 Clock Timing

Table 5.11 Clock Timing (Except for Sub-Clock Related)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t _{Bcyc}	40	—	—	ns	Figure 5.3
BCLK pin output high pulse width	t _{CH}	15	—	—	ns	
BCLK pin output low pulse width	t _{CL}	15	—	—	ns	
BCLK pin output rising time	t _{Cr}	—	—	5	ns	
BCLK pin output falling time	t _{Cf}	—	—	5	ns	
EXTAL external clock input cycle time	t _{Excyc}	50	—	—	ns	Figure 5.4
EXTAL external clock input high pulse width	t _{ExH}	20	—	—	ns	
EXTAL external clock input low pulse width	t _{ExL}	20	—	—	ns	
EXTAL external clock rising time	t _{Exr}	—	—	5	ns	
EXTAL external clock falling time	t _{Exf}	—	—	5	ns	
EXTAL external clock input wait time*1	t _{ExWT}	1	—	—	ms	
Main clock oscillator oscillation frequency	f _{MAIN}	4	—	16	MHz	
Main clock oscillation stabilization time (crystal)	t _{MAINOSC}	—	—	—*3	ms	Figure 5.5
Main clock oscillation stabilization wait time (crystal)	t _{MAINOSCW}	—	—	—*4	ms	
LOCO and IWDTCLOCK clock cycle time	t _{cyc}	6.96	8	9.4	μs	
LOCO and IWDTCLOCK clock oscillation frequency	f _{LOCO}	106.25	125	143.75	kHz	
LOCO and IWDTCLOCK clock oscillation stabilization wait time	t _{LOCOWT}	—	—	20	μs	Figure 5.6
HOCO clock oscillator oscillation frequency	f _{HOCO}	45	50	55	MHz	
HOCO clock oscillation stabilization wait time 1*2	t _{HOCOWT1}	—	—	1.8	ms	Figure 5.7
HOCO clock oscillation stabilization wait time 2	t _{HOCOWT2}	—	—	2.0	ms	
HOCO clock power supply settling time	t _{HOCOP}	—	—	1	ms	Figure 5.9
PLL circuit oscillation frequency	f _{PLL}	104	—	200	MHz	
PLL clock oscillation stabilization time	t _{PLL1}	—	—	500	μs	Figure 5.10
PLL clock oscillation stabilization wait	t _{PLLWT1}	—	—	—*5	ms	
PLL clock oscillation stabilization time	t _{PLL2}	—	—	t _{MAINOSC} + t _{PLL1}	ms	Figure 5.11
PLL clock oscillation stabilization wait	t _{PLLWT2}	—	—	—*5	ms	

Note 1. This is the time until the clock is used after setting P36 and P37 as inputs, and then clearing the main clock oscillator stop bit (MOSCCR.MOSTP) to 0 (selecting operation).

Note 2. This is the time until the frequency of oscillation by the HOCO (f_{HOCO}) reaches the range for guaranteed operation, after release from the reset state.

Note 3. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 4. The number of cycles n selected by the value of the MOSCWT.CSTS[4:0] bits determines the main-clock oscillation stabilization waiting time in accord with the formula below.

$$t_{MAINOSCW} = t_{MAINOSC} + \frac{n + 16384}{f_{MAIN}}$$

Note 5. The number of cycles n selected by the value of the PLLWT.CSTS[4:0] bits determines the PLL-clock oscillation stabilization waiting time in accord with the formula below.

$$t_{PLLWT1} = t_{PLL1} + \frac{n + 131072}{f_{PLL}}$$

$$t_{PLLWT2} = t_{PLL2} + \frac{n + 131072}{f_{PLL}} = t_{MAINOSC} + t_{PLL1} + \frac{n + 131072}{f_{PLL}}$$

Table 5.12 Clock Timing (Sub-Clock Related)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VBATT = 2.3 to 3.6 V, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, Ta = T_{op}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Sub-clock oscillator oscillation frequency	f _{SUB}	—	32.768	—	kHz	
Sub-clock oscillation stabilization time	t _{SUBOSC}	—	—	*1	s	Figure 5.12
Sub-clock oscillation stabilization wait offset time*2	t _{SUBOSCWTO}	1.8	—	2.6	s	
Sub-clock oscillation stabilization waiting time	t _{SUBOSCWT}	—	—	*2	s	


Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The minimum and maximum values for sub-clock oscillation stabilization waiting time (t_{SUBOSCWTO}) only apply to products tagged with “*1” in Figure 1.3, List of Products. For other products, take the value of (t_{SUBOSCWTO}) to be 0.


Note 3. The number of cycles n selected by the value of the SOSCWTCR.SSTS[4:0] bits determines the sub-clock oscillation stabilization waiting time in accord with the formula below.




$$t_{SUBOSCWT} = \max(t_{SUBOSC}, t_{SUBOSCWTO}) + \frac{n}{f_{SUB}}$$


The notation “max(t_{SUBOSC}, t_{SUBOSCWTO})” indicates whichever is higher of t_{SUBOSC} and t_{SUBOSCWTO}.



Test conditions: VOH = VCC × 0.7, VOL = VCC × 0.3, IOH = -1.0 mA, IOL = 1.0 mA, C = 30 pF

Figure 5.3 BCLK Pin Output Timing**Figure 5.4 EXTAL External Clock Input Timing**

**Figure 5.9 HOCO Power Supply Control Timing****Figure 5.10 PLL Clock Oscillation Start Timing (PLL is Operated after Main Clock Oscillation Has Settled)****Figure 5.11 PLL Clock Oscillation Start Timing (PLL is Operated before Main Clock Oscillation Has Settled)**

**Figure 5.12 Sub-Clock Oscillation Start Timing**

5.3.3 Timing of Recovery from Low Power Consumption Modes

Table 5.13 Timing of Recovery from Low Power Consumption Modes

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time after cancellation of software standby mode	Crystal resonator connected to main clock oscillator	t _{SBYMC}	10	—	—	ms	Figure 5.13
	Main clock oscillator and PLL circuit operating	t _{SBYPC}	10	—	—	ms	
	External clock input to main clock oscillator	t _{SBYEX}	1	—	—	ms	
	Main clock oscillator and PLL circuit operating	t _{SBYPE}	1	—	—	ms	
	Sub-clock oscillator operating	t _{SBYSC}	2	—	—	s	
	High-speed on-chip oscillator operating	t _{SBYHO}	—	—	2	ms	
	Low-speed on-chip oscillator or IWDT-dedicated on-chip oscillator operating	t _{SBYLO}	—	—	800	μs	
Recovery time after cancellation of deep software standby mode		t _{DSBY}	—	—	1.0	ms	Figure 5.14
Wait time after cancellation of deep software standby mode		t _{DSBYWT}	45	—	46	t _{cyc}	

Note: The wait time varies depending on the state in which each oscillator was when the WAIT instruction was executed. The recovery time when multiple oscillators are operating is the same period as that when the oscillator which requires the longest time of all operating oscillators to recover is operating alone.

5.3.6 Timing of On-Chip Peripheral Modules

Table 5.16 Timing of On-Chip Peripheral Modules (1)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V



PCLK = 8 to 50 MHz

 $T_a = T_{opr}$

High drive output is selected by the drive capacity control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions	
I/O ports	Input data pulse width	t_{PRW}	1.5	—	t_{Pcyc}	Figure 5.24	
MTU/TPU	Input capture input pulse width	t_{ICW}	1.5	—	t_{Pcyc}	Figure 5.25	
			2.5	—			
	Timer clock pulse width	t_{TCKWH}, t_{TCKWL}	1.5	—			
			2.5	—			
			2.5	—			
POE	POE# input pulse width	t_{POEW}	1.5	—	t_{Pcyc}	Figure 5.27	
8-bit timer	Timer clock pulse width	t_{TMCWH}, t_{TMCWL}	1.5	—	t_{Pcyc}	Figure 5.28	
			2.5	—			
SCI	Input clock cycle	t_{Scyc}	4	—	t_{Pcyc}	Figure 5.29	
			6	—			
	Input clock pulse width	t_{SCKW}	0.4	0.6	t_{Scyc}		
	Input clock rise time	t_{SCKr}	—	20	ns		
	Input clock fall time	t_{SCKf}	—	20	ns		
	Output clock cycle	t_{Scyc}	16	—	t_{Pcyc}		
			4	—			
	Output clock pulse width	t_{SCKW}	0.4	0.6	t_{Scyc}		
	Output clock rise time	t_{SCKr}	—	20	ns		
	Output clock fall time	t_{SCKf}	—	20	ns		
	Transmit data delay time	t_{TXD}	—	40	ns	Figure 5.30	
	Receive data setup time	t_{RXS}	40	—	ns		
	Receive data hold time	t_{RXH}	40	—	ns		
A/D converter	10-bit A/D converter trigger input pulse width	t_{TRGW}	1.5	—	t_{Pcyc}	Figure 5.31	
	12-bit A/D converter trigger input pulse width		1.5	—			

Note 1. t_{Pcyc} : PCLK cycle

Figure 5.41 Voltage Detection Circuit Timing (V_{det0})Figure 5.42 Voltage Detection Circuit Timing (V_{det1})




Figure E 144-Pin LQFP (PLQP0144KA-A)