

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	148
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	177-TFLGA
Supplier Device Package	177-TFLGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5630eddlc-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5630eddlc-u0</a>

### 1.3 Block Diagram

Figure 1.2 shows a block diagram.



**Figure 1.2 Block Diagram**

## 1.4 Pin Functions

Table 1.4 lists the pin functions.

**Table 1.4 Pin Functions (1/5)**

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS via a 0.1- $\mu$ F capacitor. The capacitor should be placed close to the pin
	VCL	Input	Connect this pin to VSS via a 0.1- $\mu$ F capacitor. The capacitor should be placed close to the pin
	VSS	Input	Ground pin. Connect it to the system power supply (0 V)
	VBATT	Input	Backup power pin. When the battery backup function is not to be used, connect it to the VCC pin.
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin
	EXTAL	Input	
	BCLK	Output	Outputs the external bus clock for external devices
	XCOUT	Output	Input/output pins for the sub-clock oscillator circuit. Connect a crystal resonator between XCOUT and XCIN
	XCIN	Input	
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on these pins must not be changed during operation
System control	RES#	Input	Reset signal input pin. This LSI enters the reset state when this signal goes low
	EMLE	Input	Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low
	BSCANP	Input	Boundary scan enable pin. Boundary scan is enabled when this pin goes high. When not used, it should be driven low
On-chip emulator	FINEC	Input	Fine interface clock pin
	FINED	I/O	Fine interface pin
	TRST#	Input	On-chip emulator or boundary scan pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator
	TMS	Input	
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TRCLK	Output	This pin outputs the clock for synchronization with the trace data
	TRSYNC	Output	This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid
TRDATA0 to TRDATA3		Output	These pins output the trace information
Address bus	A0 to A23	Output	Output pins for the address
Data bus	D0 to D31	I/O	Input and output pins for the bidirectional data bus
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus

**Table 1.4 Pin Functions (3/5)**

<b>Classifications</b>	<b>Pin Name</b>	<b>I/O</b>	<b>Description</b>
16-bit timer pulse unit	TIOCA0, TIOCB0 TIOCC0, TIOCD0	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	TIOCA1, TIOCB1	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins
	TIOCA2, TIOCB2	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins
	TIOCA3, TIOCB3 TIOCC3, TIOCD3	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins
	TIOCA4, TIOCB4	I/O	The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins
	TIOCA5, TIOCB5	I/O	The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins
	TCLKA, TCLKB TCLKC, TCLKD	Input	Input pins for external clock signals
	TIOCA6, TIOCB6, TIOCC6, TIOCD6	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	TIOCA7, TIOCB7	I/O	The TGRA7 and TGRB7 input capture input/output compare output/PWM output pins
	TIOCA8, TIOCB8	I/O	The TGRA8 and TGRB8 input capture input/output compare output/PWM output pins
	TIOCA9, TIOCB9, TIOCC9, TIOCD9	I/O	The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins
	TIOCA10, TIOCB10	I/O	The TGRA10 and TGRB10 input capture input/output compare output/PWM output pins
	TIOCA11, TIOCB11	I/O	The TGRA11 and TGRB11 input capture input/output compare output/PWM output pins
	TCLKE, TCLKF, TCLKG, TCLKH	Input	Input pins for external clock signals
Programmable pulse generator	PO0 to PO31	Output	Output pins for the pulse signals
8-bit timer	TMO0 to TMO3	Output	Compare match output pins
	TMC10 to TMC13	Input	Input pins for external clocks to be input to the counter
	TMRI0 to TMRI3	Input	Input pins for the counter reset
Serial communications interface (SCIc)	<ul style="list-style-type: none"> <li>• Asynchronous mode/clock synchronous mode</li> </ul>		
	SCK0 to SCK11	I/O	Input/output pins for the clock
	RXD0 to RXD11	Input	Input pins for received data
	TXD0 to TXD11	Output	Output pins for transmitted data
	CTS0# to CTS11#	Input	Input pins for controlling the start of transmission and reception
	RTS0# to RTS11#	Output	Output pins for controlling the start of transmission and reception
	<ul style="list-style-type: none"> <li>• Simple I<sup>2</sup>C mode</li> </ul>		
	SSCL0 to SSCL11	I/O	Input/output pins for the I <sup>2</sup> C clock
	SSDA0 to SSDA11	I/O	Input/output pins for the I <sup>2</sup> C data
	<ul style="list-style-type: none"> <li>• Simple SPI mode</li> </ul>		
	SCK0 to SCK11	I/O	Input/output pins for the clock
	SMISO0 to SMISO11	I/O	Input/output pins for slave transmission of data
	SMOSI0 to SMOSI11	I/O	Input/output pins for master transmission of data
	SS0# to SS11#	Input	Chip-select input pins

**Table 1.5 List of Pins and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/5)**

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
A1	AVSS0						
A2	AVCC0						
A3	VREFL0						
A4		P42				IRQ10-DS	AN002
A5		P46				IRQ14-DS	AN006
A6	VCC						
A7	VSS						
A8		P94	A20/D20				
A9		PK0					
A10		P97	A23/D23				
A11		PD6	D6[A6/D6]	MTIC5V/POE1#	SSLC2	IRQ6	AN6
A12		P60	CS0#		SCK9		
A13		P63	CS3#				
A14		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB		ANEX1
A15		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RXDX12/SSLB3/ MOSIB	IRQ7-DS	AN0
B1		P05				IRQ13	DA1
B2		P07				IRQ15	ADTRG0#
B3		P40				IRQ8-DS	AN000
B4		P41				IRQ9-DS	AN001
B5		P47				IRQ15-DS	AN007
B6		P91	A17/D17		SCK7		AN015
B7		P92	A18/D18		RXD7/SMISO7/SSCL7		AN016
B8		PD1	D1[A1/D1]	MTIOC4B/TIOCB7/ TCLKG	MOSIC/CTX0	IRQ1	AN009
B9		P96	A22/D22				
B10		PD4	D4[A4/D4]	POE3#	SSLC0	IRQ4	AN012
B11		PG1	D25				
B12		PK3			RXD9/SMISO9/SSCL9		
B13		P64	CS4#				
B14		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0
B15		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN1
C1	VREFL						
C2	VREFH						
C3	VREFH0						
C4		P43				IRQ11-DS	AN003
C5		P45				IRQ13-DS	AN005
C6		P90	A16/D16		TXD7/SMOSI7/SSDA7		AN014
C7		PD0	D0[A0/D0]	TIOCA7		IRQ0	AN008
C8		PD2	D2[A2/D2]	MTIOC4D/TIOCA8	MISOC/CRX0	IRQ2	AN010
C9		PD3	D3[A3/D3]	TIOCB8/TCLKH/POE8#	RSPCKC	IRQ3	AN011
C10		PG0	D24				
C11		PK2			TXD9/SMOSI9/SSDA9		
C12		P62	CS2#				

**Table 1.6 List of Pins and Pin Functions (176-Pin LQFP) (4/5)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
110		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	RXD5/SMISO5/SSCL5	IRQ6-DS	
111	TRDATA3	PG7	D31				
112		PA2	A2	PO18	RXD5/SMISO5/SSCL5/ SSLA3		
113	TRDATA2	PG6	D30				
114		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0/PO17	SCK5/SSLA2	IRQ11	
115	VCC						
116	TRCLK	PG5	D29				
117	VSS						
118		PA0	A0/BC0#	MTIOC4A/TIOCA0/PO16	SSLA1		
119	TRSYNC#	PG4	D28				
120		P67	CS7#		CRX2*2	IRQ15	
121	TRDATA1	PG3	D27				
122		P66	CS6#		CTX2*2		
123	TRDATA0	PG2	D26				
124		P65	CS5#				
125		PE7	D15[A15/D15]	TIOCB11	MISOB	IRQ7	AN5
126		PE6	D14[A14/D14]	TIOCA11	CTS4#/RTS4#/SS4#/ MOSIB	IRQ6	AN4
127		PK5			TXD4/SMOSI4/SSDA4		
128		P70			SCK4		
129		PK4			RXD4/SMISO4/SSCL4		
130		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B/ TIOCB10	RSPCKB	IRQ5	AN3
131		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A/ TIOCA10/PO28	SSLB0		AN2
132		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN1
133		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RDXD12/SSLB3/ MOSIB	IRQ7-DS	AN0
134		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TDXD12/ SIOX12/SSLB2/RSPCKB		ANEX1
135		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0
136		P64	CS4#				
137		P63	CS3#				
138		P62	CS2#				
139		P61	CS1#		CTS9#/RTS9#/SS9#		
140		PK3			RXD9/SMISO9/SSCL9		
141		P60	CS0#		SCK9		
142		PK2			TXD9/SMOSI9/SSDA9		
143		PD7	D7[A7/D7]	MTIC5U/POE0#	SSLC3	IRQ7	AN7
144		PG1	D25				
145		PD6	D6[A6/D6]	MTIC5V/POE1#	SSLC2	IRQ6	AN6
146		PG0	D24				
147		PD5	D5[A5/D5]	MTIC5W/POE2#	SSLC1	IRQ5	AN013
148		PD4	D4[A4/D4]	POE3#	SSLC0	IRQ4	AN012
149		P97	A23/D23				
150		PD3	D3[A3/D3]	TIOCB8/TCLKH/POE8#	RSPCKC	IRQ3	AN011

**Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (4/4)**

Pin Number 145-Pin TFLGA	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCIId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
L9		PC5	A21/CS2#/WAIT#	MTIOC3B/MTCLKD/ TIOCD6/TCLKF/TMRI2/ PO29	SCK8/RSPCKA		
L10		PC4	A20/CS3#	MTIOC3D/MTCLKC/ TIOCC6/TCLKE/TMCI1/ PO25/POE0#	SCK5/CTS8#/RTS8#/SS8#/SSLA0		
L11		PC2	A18	MTIOC4B/TCLKA/PO21	RXD5/SMISO5/SSCL5/ SSLA3/IERXD		
L12		P73	CS3#	PO16			
L13		PL0					
M1		P22		MTIOC3B/MTCLKC/ TIOCC3/TMO0/PO2	SCK0		
M2		P17		MTIOC3A/MTIOC3B/ TIOCB0/TCLKD/TMO1/ PO15/POE8#	SCK1/TXD3/SMOSI3/ SSDA3/MISOA/SDA2-DS/ IETXD	IRQ7	ADTRG#
M3		P86		TIOCA0			
M4		P12		TMCI1	RXD2/SMISO2/SSCL2/ SCL0[FM+]	IRQ2	
M5	VCC_USB						
M6	VSS_USB						
M7		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2/ SSLB1		
M8		PC6	A22/CS1#	MTIOC3C/MTCLKA/ TIOCA6/TMCI2/PO30	RXD8/SMISO8/SSCL8/ MOSIA	IRQ13	
M9	TRDATA1	P81		MTIOC3D/PO27	RXD10/SMISO10/SSCL10		
M10		P77	CS7#	PO23	TXD11/SMOSI11/SSDA11		
M11		PC0	A16	MTIOC3C/TCLKC/PO17	CTS5#/RTS5#/SS5#/SSLA1/SCL3	IRQ14	
M12		PC1	A17	MTIOC3A/TCLKD/PO18	SCK5/SSLA2/SDA3	IRQ12	
M13		PL1					
N1		P21		MTIOC1B/TIOCA3/ TMCI0/PO1	RXD0/SMISO0/SSCL0/ SCL1	IRQ9	
N2		P20		MTIOC1A/TIOCB3/ TMRI0/PO0	TXD0/SMOSI0/SSDA0/ SDA1	IRQ8	
N3		P87		TIOCA2			
N4		P14		MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2/ PO15	CTS1#/RTS1#/SS1#/CTX1/USB0_DPUPE	IRQ4	
N5					USB0_DM		
N6					USB0_DP		
N7	TRDATA3	P55	WAIT#	MTIOC4D/TMO3	CRX1	IRQ10	
N8	VSS						
N9		PC7	A23/CS0#	MTIOC3A/MTCLKB/ TIOCB6/TMO2/PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
N10	TRSYNC#	P82		MTIOC4A/PO28	TXD10/SMOSI10/SSDA10		
N11		PC3	A19	MTIOC4D/TCLKB/PO24	TXD5/SMOSI5/SSDA5/ IETXD		
N12		P75	CS5#	PO20	SCK11		
N13		P74	CS4#	PO19	CTS11#/RTS11#/SS11#		

Note 1. Enabled only for the ROM capacity: 2 MB/1.5 MB

Note 2. The BCLK function is multiplexed with the I/O port function for pin P53, so the port function is not available if the external bus is enabled.

**Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA) (1/3)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (SCIc, SCId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD, AD, DA
A1		P05				IRQ13	DA1
A2	VREFH						
A3		P07				IRQ15	ADTRG0#
A4	VREFL0						
A5		P43				IRQ11-DS	AN003
A6		PD0	D0[A0/D0]			IRQ0	AN008
A7		PD4	D4[A4/D4]	POE3#		IRQ4	AN012
A8		PE0	D8[A8/D8]		SCK12/SSLB1		ANEX0
A9		PE1	D9[A9/D9]	MTIOC4C/PO18	TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB		ANEX1
A10		PE2	D10[A10/D10]	MTIOC4A/PO23	RXD12/SMISO12/ SSCL12/RXDX12/SSLB3/ MOSIB	IRQ7-DS	AN0
B1	EMLE						
B2	AVSS0						
B3	AVCC0						
B4		P40				IRQ8-DS	AN000
B5		P44				IRQ12-DS	AN004
B6		PD1	D1[A1/D1]	MTIOC4B	CTX0*1	IRQ1	AN009
B7		PD3	D3[A3/D3]	POE8#		IRQ3	AN011
B8		PD6	D6[A6/D6]	MTIC5V/POE1#		IRQ6	AN6
B9		PD7	D7[A7/D7]	MTIC5U/POE0#		IRQ7	AN7
B10		PE3	D11[A11/D11]	MTIOC4B/PO26/POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN1
C1	VCL						
C2	VREFL						
C3		PJ3		MTIOC3C	CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0#		
C4	VREFH0						
C5		P42				IRQ10-DS	AN002
C6		P47				IRQ15-DS	AN007
C7		PD2	D2[A2/D2]	MTIOC4D	CRX0*1	IRQ2	AN010
C8		PD5	D5[A5/D5]	MTIC5W/POE2#		IRQ5	AN013
C9		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B	RSPCKB	IRQ5	AN3
C10		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A/ PO28	SSLB0		AN2
D1	XCIN						
D2	XCOUT						
D3	MD/FINED						
D4	VBATT						
D5		P45				IRQ13-DS	AN005
D6		P46				IRQ14-DS	AN006
D7		PE6	D14[A14/D14]		MOSIB	IRQ6	AN4
D8		PE7	D15[A15/D15]		MISOB	IRQ7	AN5
D9		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0/PO17	SCK5/SSLA2	IRQ11	
D10		PA0	A0/BC0#	MTIOC4A/TIOCA0/PO16	SSLA1		
E1	XTAL	P37					
E2	VSS						
E3	RES#						

## 2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen general-purpose registers (R0 to R15). R1 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP).

The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

## 2.2 Control Registers

### (1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of four, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

### (2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

### (3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

### (4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

### (5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

### (6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### (7) Fast Interrupt Vector Register (FINTV)


The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

### (8) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the exception cause can be identified by checking the corresponding Cj flag in the exception handling routine. If the exception handling is masked (Ej = 0), the occurrence of exception can be checked by reading the Fj flag at the end of a series of processing. Once the Fj flag has been set to 1, this value is retained until it is cleared to 0 by software (j = X, U, Z, O, or V).

**Figure 3.1** Memory Map in Each Operating Mode

**Table 4.1 List of I/O Registers (Address Order) (4/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 6438h	MPU	Region-7 start page number register	RSPAGE7	32	32	1	ICLK	MPU
0008 643Ch	MPU	Region-7 end page number register	REPAGE7	32	32	1	ICLK	
0008 6500h	MPU	Memory-protection enable register	MPEN	32	32	1	ICLK	
0008 6504h	MPU	Background access control register	MPBAC	32	32	1	ICLK	
0008 6508h	MPU	Memory-protection error status-clearing register	MPECLR	32	32	1	ICLK	
0008 650Ch	MPU	Memory-protection error status register	MPESTS	32	32	1	ICLK	
0008 6514h	MPU	Data memory-protection error address register	MPDEA	32	32	1	ICLK	
0008 6520h	MPU	Region search address register	MPSA	32	32	1	ICLK	
0008 6524h	MPU	Region search operation register	MPOPS	16	16	1	ICLK	
0008 6526h	MPU	Region invalidation operation register	MPOPI	16	16	1	ICLK	
0008 6528h	MPU	Instruction-hit region register	MHITI	32	32	1	ICLK	
0008 652Ch	MPU	Data-hit region register	MHITD	32	32	1	ICLK	
0008 7010h	ICU	Interrupt request register 016	IR016	8	8	2	ICLK	ICUb
0008 7015h	ICU	Interrupt request register 021	IR021	8	8	2	ICLK	
0008 7017h	ICU	Interrupt request register 023	IR023	8	8	2	ICLK	
0008 701Bh	ICU	Interrupt request register 027	IR027	8	8	2	ICLK	
0008 701Ch	ICU	Interrupt request register 028	IR028	8	8	2	ICLK	
0008 701Dh	ICU	Interrupt request register 029	IR029	8	8	2	ICLK	
0008 701Eh	ICU	Interrupt request register 030	IR030	8	8	2	ICLK	
0008 701Fh	ICU	Interrupt request register 031	IR031	8	8	2	ICLK	
0008 7021h	ICU	Interrupt request register 033	IR033	8	8	2	ICLK	
0008 7022h	ICU	Interrupt request register 034	IR034	8	8	2	ICLK	
0008 7023h	ICU	Interrupt request register 035	IR035	8	8	2	ICLK	
0008 7027h	ICU	Interrupt request register 039	IR039	8	8	2	ICLK	
0008 7028h	ICU	Interrupt request register 040	IR040	8	8	2	ICLK	
0008 7029h	ICU	Interrupt request register 041	IR041	8	8	2	ICLK	
0008 702Ah	ICU	Interrupt request register 042	IR042	8	8	2	ICLK	
0008 702Bh	ICU	Interrupt request register 043	IR043	8	8	2	ICLK	
0008 702Ch	ICU	Interrupt request register 044	IR044	8	8	2	ICLK	
0008 702Dh	ICU	Interrupt request register 045	IR045	8	8	2	ICLK	
0008 702Eh	ICU	Interrupt request register 046	IR046	8	8	2	ICLK	
0008 702Fh	ICU	Interrupt request register 047	IR047	8	8	2	ICLK	
0008 7030h	ICU	Interrupt request register 048	IR048	8	8	2	ICLK	
0008 7031h	ICU	Interrupt request register 049	IR049	8	8	2	ICLK	
0008 7032h	ICU	Interrupt request register 050	IR050	8	8	2	ICLK	
0008 7033h	ICU	Interrupt request register 051	IR051	8	8	2	ICLK	
0008 7034h	ICU	Interrupt request register 052	IR052	8	8	2	ICLK	
0008 7035h	ICU	Interrupt request register 053	IR053	8	8	2	ICLK	
0008 7036h	ICU	Interrupt request register 054	IR054	8	8	2	ICLK	
0008 7037h	ICU	Interrupt request register 055	IR055	8	8	2	ICLK	
0008 7038h	ICU	Interrupt request register 056	IR056	8	8	2	ICLK	
0008 7039h	ICU	Interrupt request register 057	IR057	8	8	2	ICLK	
0008 703Ah	ICU	Interrupt request register 058	IR058	8	8	2	ICLK	
0008 703Bh	ICU	Interrupt request register 059	IR059	8	8	2	ICLK	
0008 703Eh	ICU	Interrupt request register 062	IR062	8	8	2	ICLK	
0008 7040h	ICU	Interrupt request register 064	IR064	8	8	2	ICLK	
0008 7041h	ICU	Interrupt request register 065	IR065	8	8	2	ICLK	
0008 7042h	ICU	Interrupt request register 066	IR066	8	8	2	ICLK	
0008 7043h	ICU	Interrupt request register 067	IR067	8	8	2	ICLK	

**Table 4.1 List of I/O Registers (Address Order) (7/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 70C7h	ICU	Interrupt request register 199	IR199	8	8	2	ICLK	ICUB
0008 70C8h	ICU	Interrupt request register 200	IR200	8	8	2	ICLK	
0008 70C9h	ICU	Interrupt request register 201	IR201	8	8	2	ICLK	
0008 70D6h	ICU	Interrupt request register 214	IR214	8	8	2	ICLK	
0008 70D7h	ICU	Interrupt request register 215	IR215	8	8	2	ICLK	
0008 70D8h	ICU	Interrupt request register 216	IR216	8	8	2	ICLK	
0008 70D9h	ICU	Interrupt request register 217	IR217	8	8	2	ICLK	
0008 70DAh	ICU	Interrupt request register 218	IR218	8	8	2	ICLK	
0008 70DBh	ICU	Interrupt request register 219	IR219	8	8	2	ICLK	
0008 70DCh	ICU	Interrupt request register 220	IR220	8	8	2	ICLK	
0008 70DDh	ICU	Interrupt request register 221	IR221	8	8	2	ICLK	
0008 70DEh	ICU	Interrupt request register 222	IR222	8	8	2	ICLK	
0008 70DFh	ICU	Interrupt request register 223	IR223	8	8	2	ICLK	
0008 70E0h	ICU	Interrupt request register 224	IR224	8	8	2	ICLK	
0008 70E1h	ICU	Interrupt request register 225	IR225	8	8	2	ICLK	
0008 70E2h	ICU	Interrupt request register 226	IR226	8	8	2	ICLK	
0008 70E3h	ICU	Interrupt request register 227	IR227	8	8	2	ICLK	
0008 70E4h	ICU	Interrupt request register 228	IR228	8	8	2	ICLK	
0008 70E5h	ICU	Interrupt request register 229	IR229	8	8	2	ICLK	
0008 70E6h	ICU	Interrupt request register 230	IR230	8	8	2	ICLK	
0008 70E7h	ICU	Interrupt request register 231	IR231	8	8	2	ICLK	
0008 70E8h	ICU	Interrupt request register 232	IR232	8	8	2	ICLK	
0008 70E9h	ICU	Interrupt request register 233	IR233	8	8	2	ICLK	
0008 70EAh	ICU	Interrupt request register 234	IR234	8	8	2	ICLK	
0008 70EBh	ICU	Interrupt request register 235	IR235	8	8	2	ICLK	
0008 70ECh	ICU	Interrupt request register 236	IR236	8	8	2	ICLK	
0008 70EDh	ICU	Interrupt request register 237	IR237	8	8	2	ICLK	
0008 70EEh	ICU	Interrupt request register 238	IR238	8	8	2	ICLK	
0008 70EFh	ICU	Interrupt request register 239	IR239	8	8	2	ICLK	
0008 70F0h	ICU	Interrupt request register 240	IR240	8	8	2	ICLK	
0008 70F1h	ICU	Interrupt request register 241	IR241	8	8	2	ICLK	
0008 70F2h	ICU	Interrupt request register 242	IR242	8	8	2	ICLK	
0008 70F3h	ICU	Interrupt request register 243	IR243	8	8	2	ICLK	
0008 70F4h	ICU	Interrupt request register 244	IR244	8	8	2	ICLK	
0008 70F5h	ICU	Interrupt request register 245	IR245	8	8	2	ICLK	
0008 70F6h	ICU	Interrupt request register 246	IR246	8	8	2	ICLK	
0008 70F7h	ICU	Interrupt request register 247	IR247	8	8	2	ICLK	
0008 70F8h	ICU	Interrupt request register 248	IR248	8	8	2	ICLK	
0008 70F9h	ICU	Interrupt request register 249	IR249	8	8	2	ICLK	
0008 70FAh	ICU	Interrupt request register 250	IR250	8	8	2	ICLK	
0008 70FBh	ICU	Interrupt request register 251	IR251	8	8	2	ICLK	
0008 70FCh	ICU	Interrupt request register 252	IR252	8	8	2	ICLK	
0008 70FDh	ICU	Interrupt request register 253	IR253	8	8	2	ICLK	
0008 711Bh	ICU	DTC activation enable register 027	DTCER027	8	8	2	ICLK	ICUC
0008 711Ch	ICU	DTC activation enable register 028	DTCER028	8	8	2	ICLK	
0008 711Dh	ICU	DTC activation enable register 029	DTCER029	8	8	2	ICLK	
0008 711Eh	ICU	DTC activation enable register 030	DTCER030	8	8	2	ICLK	
0008 711Fh	ICU	DTC activation enable register 031	DTCER031	8	8	2	ICLK	
0008 7121h	ICU	DTC activation enable register 033	DTCER033	8	8	2	ICLK	
0008 7122h	ICU	DTC activation enable register 034	DTCER034	8	8	2	ICLK	

**Table 4.1 List of I/O Registers (Address Order) (19/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 836Fh	RIIC3	Slave address register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	RIIC
0008 8370h	RIIC3	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	
0008 8371h	RIIC3	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	
0008 8372h	RIIC3	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	
0008 8373h	RIIC3	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	
0008 8380h	RSPI0	RSPI control register	SPCR	8	8	2, 3 PCLKB	2 ICLK	RSPI
0008 8381h	RSPI0	RSPI slave select polarity register	SSLP	8	8	2, 3 PCLKB	2 ICLK	
0008 8382h	RSPI0	RSPI pin control register	SPPCR	8	8	2, 3 PCLKB	2 ICLK	
0008 8383h	RSPI0	RSPI status register	SPSR	8	8	2, 3 PCLKB	2 ICLK	
0008 8384h	RSPI0	RSPI data register	SPDR	32	16, 32	2, 3 PCLKB	2 ICLK	
0008 8388h	RSPI0	RSPI sequence control register	SPSCR	8	8	2, 3 PCLKB	2 ICLK	
0008 8389h	RSPI0	RSPI sequence status register	SPSSR	8	8	2, 3 PCLKB	2 ICLK	
0008 838Ah	RSPI0	RSPI bit rate register	SPBR	8	8	2, 3 PCLKB	2 ICLK	
0008 838Bh	RSPI0	RSPI data control register	SPDCR	8	8	2, 3 PCLKB	2 ICLK	
0008 838Ch	RSPI0	RSPI clock delay register	SPCKD	8	8	2, 3 PCLKB	2 ICLK	
0008 838Dh	RSPI0	RSPI slave select negation delay register	SSLND	8	8	2, 3 PCLKB	2 ICLK	
0008 838Eh	RSPI0	RSPI next-access delay register	SPND	8	8	2, 3 PCLKB	2 ICLK	
0008 838Fh	RSPI0	RSPI control register 2	SPCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8390h	RSPI0	RSPI command register 0	SPCMD0	16	16	2, 3 PCLKB	2 ICLK	
0008 8392h	RSPI0	RSPI command register 1	SPCMD1	16	16	2, 3 PCLKB	2 ICLK	
0008 8394h	RSPI0	RSPI command register 2	SPCMD2	16	16	2, 3 PCLKB	2 ICLK	
0008 8396h	RSPI0	RSPI command register 3	SPCMD3	16	16	2, 3 PCLKB	2 ICLK	
0008 8398h	RSPI0	RSPI command register 4	SPCMD4	16	16	2, 3 PCLKB	2 ICLK	
0008 839Ah	RSPI0	RSPI command register 5	SPCMD5	16	16	2, 3 PCLKB	2 ICLK	
0008 839Ch	RSPI0	RSPI command register 6	SPCMD6	16	16	2, 3 PCLKB	2 ICLK	
0008 839Eh	RSPI0	RSPI command register 7	SPCMD7	16	16	2, 3 PCLKB	2 ICLK	
0008 83A0h	RSPI1	RSPI control register	SPCR	8	8	2, 3 PCLKB	2 ICLK	RSPI
0008 83A1h	RSPI1	RSPI slave select polarity register	SSLP	8	8	2, 3 PCLKB	2 ICLK	
0008 83A2h	RSPI1	RSPI pin control register	SPPCR	8	8	2, 3 PCLKB	2 ICLK	
0008 83A3h	RSPI1	RSPI status register	SPSR	8	8	2, 3 PCLKB	2 ICLK	
0008 83A4h	RSPI1	RSPI data register	SPDR	32	16, 32	2, 3 PCLKB	2 ICLK	
0008 83A8h	RSPI1	RSPI sequence control register	SPSCR	8	8	2, 3 PCLKB	2 ICLK	
0008 83A9h	RSPI1	RSPI sequence status register	SPSSR	8	8	2, 3 PCLKB	2 ICLK	
0008 83AAh	RSPI1	RSPI bit rate register	SPBR	8	8	2, 3 PCLKB	2 ICLK	
0008 83ABh	RSPI1	RSPI data control register	SPDCR	8	8	2, 3 PCLKB	2 ICLK	
0008 83ACh	RSPI1	RSPI clock delay register	SPCKD	8	8	2, 3 PCLKB	2 ICLK	
0008 83ADh	RSPI1	RSPI slave select negation delay register	SSLND	8	8	2, 3 PCLKB	2 ICLK	
0008 83AEh	RSPI1	RSPI next-access delay register	SPND	8	8	2, 3 PCLKB	2 ICLK	
0008 83AFh	RSPI1	RSPI control register 2	SPCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 83B0h	RSPI1	RSPI command register 0	SPCMD0	16	16	2, 3 PCLKB	2 ICLK	
0008 83B2h	RSPI1	RSPI command register 1	SPCMD1	16	16	2, 3 PCLKB	2 ICLK	
0008 83B4h	RSPI1	RSPI command register 2	SPCMD2	16	16	2, 3 PCLKB	2 ICLK	
0008 83B6h	RSPI1	RSPI command register 3	SPCMD3	16	16	2, 3 PCLKB	2 ICLK	
0008 83B8h	RSPI1	RSPI command register 4	SPCMD4	16	16	2, 3 PCLKB	2 ICLK	
0008 83BAh	RSPI1	RSPI command register 5	SPCMD5	16	16	2, 3 PCLKB	2 ICLK	
0008 83BCh	RSPI1	RSPI command register 6	SPCMD6	16	16	2, 3 PCLKB	2 ICLK	
0008 83BEh	RSPI1	RSPI command register 7	SPCMD7	16	16	2, 3 PCLKB	2 ICLK	
0008 83C0h	RSPI2	RSPI control register	SPCR	8	8	2, 3 PCLKB	2 ICLK	RSPI
0008 83C1h	RSPI2	RSPI slave select polarity register	SSLP	8	8	2, 3 PCLKB	2 ICLK	
0008 83C2h	RSPI2	RSPI pin control register	SPPCR	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (27/42)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A805h	IEB	IEBus slave address setting register 1	IESA1	8	8	3, 4 PCLKB	2, 3 ICLK	IEB
0008 A806h	IEB	IEBus slave address setting register 2	IESA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A807h	IEB	IEBus transmit message length register	IETBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A809h	IEB	IEBus reception master address register 1	IEMA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ah	IEB	IEBus reception master address register 2	IEMA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Bh	IEB	IEBus receive control field register	IERCTL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Ch	IEB	IEBus receive message length register	IERBFL	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Eh	IEB	IEBus lock address register 1	IELA1	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A80Fh	IEB	IEBus lock address register 2	IELA2	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A810h	IEB	IEBus general flag register	IEFLG	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A811h	IEB	IEBus transmit status register	IETSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A812h	IEB	IEBus transmit interrupt enable register	IEIET	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A814h	IEB	IEBus receive status register	IERSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A815h	IEB	IEBus receive interrupt enable register	IEIER	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A818h	IEB	IEBus clock select register	IECKSR	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 A900h to 0008 A91Fh	IEB	IEBus transmit data buffer register 001 to 032	IETB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 AA00h to 0008 AA1Fh	IEB	IEBus receive data buffer register 001 to 032	IERB001 to 032	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B300h	SCI12	Serial mode register	SMR12	8	8	3, 4 PCLKB	2, 3 ICLK	SC1c, SC1d
0008 B301h	SCI12	Bit rate register	BR12	8	8	3, 4 PCLKB	2, 3 ICLK	
0008 B302h	SCI12	Serial control register	SCR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B303h	SCI12	Transmit data register	TDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B304h	SCI12	Serial status register	SSR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B305h	SCI12	Receive data register	RDR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B306h	SCI12	Smart card mode register	SCMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B307h	SCI12	Serial extended mode register	SEMR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B308h	SCI12	Noise filter setting register	SNFR12	8	8	2, 3 PCLKB	2 ICLK	
0008 B309h	SCI12	I <sup>2</sup> C mode register 1	SIMR112	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ah	SCI12	I <sup>2</sup> C mode register 2	SIMR212	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Bh	SCI12	I <sup>2</sup> C mode register 3	SIMR312	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Ch	SCI12	I <sup>2</sup> C status register	SIS12	8	8	2, 3 PCLKB	2 ICLK	
0008 B30Dh	SCI12	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 B320h	SCI12	Extended serial module enable register	ESMER	8	8	2, 3 PCLKB	2 ICLK	
0008 B321h	SCI12	Control register 0	CR0	8	8	2, 3 PCLKB	2 ICLK	
0008 B322h	SCI12	Control register 1	CR1	8	8	2, 3 PCLKB	2 ICLK	
0008 B323h	SCI12	Control register 2	CR2	8	8	2, 3 PCLKB	2 ICLK	
0008 B324h	SCI12	Control register 3	CR3	8	8	2, 3 PCLKB	2 ICLK	
0008 B325h	SCI12	Port control register	PCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B326h	SCI12	Interrupt control register	ICR	8	8	2, 3 PCLKB	2 ICLK	
0008 B327h	SCI12	Status register	STR	8	8	2, 3 PCLKB	2 ICLK	
0008 B328h	SCI12	Status clear register	STCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B329h	SCI12	Control field 0 data register	CF0DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ah	SCI12	Control field 0 compare enable register	CF0CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Bh	SCI12	Control field 0 receive data register	CF0RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Ch	SCI12	Primary control field 1 data register	PCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Dh	SCI12	Secondary control field 1 data register	SCF1DR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Eh	SCI12	Control field 1 compare enable register	CF1CR	8	8	2, 3 PCLKB	2 ICLK	
0008 B32Fh	SCI12	Control field 1 receive data register	CF1RR	8	8	2, 3 PCLKB	2 ICLK	
0008 B330h	SCI12	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0008 B331h	SCI12	Timer mode register	TMR	8	8	2, 3 PCLKB	2 ICLK	

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Ratings**

Conditions: VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB	-0.3 to +4.6	V
V <sub>BATT</sub> power supply voltage	V <sub>BATT</sub>	-0.3 to +4.6	V
Input voltage (except for ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to VCC +0.3	V
Input voltage (ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to +5.8	V
Reference power supply voltage	VREFH	-0.3 to VCC +0.3	V
Analog power supply voltage	AVCC <sup>*2</sup>	-0.3 to +4.6	V
Analog input voltage	V <sub>AN</sub>	-0.3 to VCC +0.3	V
Operating temperature	D version	T <sub>opr</sub>	°C
	G version	T <sub>opr</sub>	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 12 to 17, 20 to 25, 30 to 34, 50 to 52, 54 to 57, 67, 74 to 77, 80 to 82, A1 to A4, A6, B, and C are 5 V tolerant.

Note 2. Connect AVCC0 to VCC. When neither the A/D converter nor the D/A converter is in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.




Figure 5.34 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0)




Figure 5.35 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)

## 5.4 USB Characteristics

**Table 5.21 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0


VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 24 to 50 MHz


T<sub>a</sub> = T<sub>opr</sub>

High drive output is selected by the drive capacity control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions
Input characteristics	Input high level voltage	V <sub>IH</sub>	2.0	—	V	
	Input low level voltage	V <sub>IL</sub>	—	0.8	V	
	Differential input sensitivity	V <sub>DI</sub>	0.2	—	V	DP – DM
	Differential common mode range	V <sub>CM</sub>	0.8	2.5	V	
Output characteristics	Output high level voltage	V <sub>OH</sub>	2.8	3.6	V	I <sub>OH</sub> = -200 µA
	Output low level voltage	V <sub>OL</sub>	0.0	0.3	V	I <sub>OL</sub> = 2 mA
	Cross-over voltage	V <sub>CRS</sub>	1.3	2.0	V	
	Rise time	t <sub>Lr</sub>	4	20	ns	
	Fall time	t <sub>Lf</sub>	4	20	ns	
	Rise/fall time ratio	t <sub>Lr</sub> / t <sub>Lf</sub>	90	111.11	%	t <sub>Lr</sub> / t <sub>Lf</sub>
Output resistance		Z <sub>DRV</sub>	28	44	Ω	R <sub>s</sub> = 22 Ω included



**Figure 5.38 DP and DM Output Timing (Full-Speed)**



**Figure 5.39 Test Circuit (Full-Speed)**




Figure F 100-Pin TFLGA (PTLG0100KA-A)




Figure H 80-Pin LQFP (PLQP0080KB-A)

REVISION HISTORY		RX630 Group Datasheet
------------------	--	-----------------------

Rev.	Date	Description	
		Page	Summary
0.50	May 13, 2011	—	First Edition issued
1.00	Sep 13, 2011	All	
		1. Overview	
		2, 4, 6	Table 1.1 Outline of Specifications: Reset, real time clock, package, changed
		8 to 9	Table 1.3 List of Products Table, changed
		12	Table 1.4 List of Pin Functions: BSCANP pin, added
		17	Figure 1.3 Pin Assignments (177-Pin TFLGA), added
		18	Figure 1.4 Pin Assignments (176-Pin LFBGA), added
		19	Figure 1.5 Pin Assignments (176-Pin LQFP): 16-pin and 18-pin, changed
		20	Figure 1.6 Pin Assignments (145-Pin TFLGA), added
		21	Figure 1.7 Pin Assignments (144-Pin LQFP): 16-pin, changed
		22	Figure 1.8 Pin Assignments (100-Pin TFLGA), added
		23	Figure 1.9 Pin Assignments (100-Pin LQFP): 7-pin, changed
		25 to 32	Table 1.5 List of Pins and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA), added
		41 to 47	Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA), added
		55 to 59	Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA), added
		4. I/O Registers	
		75	(1) I/O Register Addresses (Address Order), changed
		76	(3) Number of I/O Registers to Access Cycles, changed
		77 to 116	Table 5.1 List of I/O Registers, changed
		5. Electrical Characteristics	
		117 to 156	Added
		Appendix 1. Port States in Each Processing Mode	
		157	Figure A. 177-Pin TFLGA (PTLG0177KA-A), added
		158	Figure B. 176-Pin LFBGA (PLBG0176GA-A), added
		160	Figure D. 145-Pin TFLGA (PTLG0145KA-A), added
		162	Figure F. 100-Pin TFLGA (PTLG0100KA-A), added

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev.	Date	Description		Classification
		Page	Summary	
1.60	May 19, 2014	Features		
		1	Operating temp. range, changed Unique ID, added	
		1. Overview		
		All	Name of the on-chip emulator pin, changed: TRSYNC# → TRSYNC	
		2 to 6	Table 1.1 Outline of Specifications: Reset, real time clock, package, CPU, ROM, RAM, E2 DataFlash, clock generation circuit, temperature sensor, power supply voltage, changed. Low power consumption, deleted Operating temp. range changed, Unique ID and Note 1, added	
		7	Table 1.2 Comparison of Functions for Different Packages: Unique ID, added	
		8, 9	Table 1.3 List of Products: Group and Note 1 changed, Operating Temp. Range and G version added, Note 2 added	TN-RX*-A092A/E
		10	Figure 1.1 How to Read the Product Part Number: Operating temperature range, changed	
		12, 15	Table 1.4 Pin Functions: VCC, VBATT and USB power pins, changed	
		43 to 45	Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA), changed (pins TPU6 to TPU11, and RSPI2 have been deleted)	TN-RX*-A007A/E
		46 to 48	Table 1.10 List of Pins and Pin Functions (100-Pin LQFP), changed (pins TPU6 to TPU11, and RSPI2 have been deleted)	TN-RX*-A007A/E
		3. Address Space		
		56	Figure 3.1 Memory Map in Each Operating Mode, changed	
		4. I/O Registers		
		63, 76, 101	Table 4.1 List of I/O Registers (Address Order), changed, Note 9 added	TN-RX*-A048A/E
		5. Electrical Characteristics		
		All	Characteristics and timing conditions in the tables, changed	
		102	Table 5.1 Absolute Maximum Ratings: Operating temperature, changed	
		104	Table 5.3 DC Characteristics (2): Three-state leakage current (off state), Test conditions, changed; Input pull-up MOS current, changed	
		105	Table 5.4 DC Characteristics (3) (for D and G Versions (-40 ≤ Ta ≤ +85°C)): Title, Analog power supply current, Reference power supply current, Note 7, and Note 8, changed RAM standby voltage, added	
		106	Table 5.5 DC Characteristics (4) (for G Version (-85 < Ta ≤ +105°C)), added	
		108 to 131	5.3 AC Characteristics, section structure changed	
		108	Table 5.7 Operation Frequency Value (High-Speed Operating Mode): Note, changed	
		109	Table 5.10 Reset Timing: changed, Note deleted	
		109	Figure 5.1 Reset Input Timing at Power-On, changed	
		109	Figure 5.2 Reset Input Timing, changed	
		110	Table 5.11 Clock Timing (Except for Sub-Clock Related): Item and Table, changed, Note, added	TN-RX*-A021A/E TN-RX*-A097A/E
		111	Table 5.12 Clock Timing (Sub-Clock Related): Sub-clock oscillation stabilization wait offset time, changed, Note, added	
		112	Figure 5.6 LOCO, IWDTCLOCK Oscillation Start Timing: Title and figure, changed	TN-RX*-A097A/E
		112	Figure 5.7 HOCO Oscillation Start Timing (After Reset is Canceled by Setting the OFS1.HOCOEN Bit to 0), changed	
		112	Figure 5.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit), changed	
		114	Figure 5.12 Sub-Clock Oscillation Start Timing, changed	
		115	Figure 5.14 Deep Software Standby Mode Cancellation Timing, changed	
		116	Table 5.15 Bus Timing, changed	
		118	Figure 5.19 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized), changed	
		119	Figure 5.20 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized), changed	