




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | -                                                                                                                                                                   |
| Total RAM Bits                 | 276480                                                                                                                                                              |
| Number of I/O                  | 444                                                                                                                                                                 |
| Number of Gates                | 1500000                                                                                                                                                             |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 676-BGA                                                                                                                                                             |
| Supplier Device Package        | 676-FBGA (27x27)                                                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3pe1500-1fg676i">https://www.e-xfl.com/product-detail/microchip-technology/a3pe1500-1fg676i</a> |

**Specify I/O States During Programming**

Load from file... Save to file... ☐ Show BSR Details

|  | Port Name  | Macro Cell            | Pin Number | I/O State (Output Only) |
|--|------------|-----------------------|------------|-------------------------|
|  | BIST       | ADLIB:INBUF           | T2         | 1                       |
|  | BYPASS_IO  | ADLIB:INBUF           | K1         | 1                       |
|  | CLK        | ADLIB:INBUF           | B1         | 1                       |
|  | ENOUT      | ADLIB:INBUF           | J16        | 1                       |
|  | LED        | ADLIB:OUTBUF          | M3         | 0                       |
|  | MONITOR[0] | ADLIB:OUTBUF          | B5         | 0                       |
|  | MONITOR[1] | ADLIB:OUTBUF          | C7         | Z                       |
|  | MONITOR[2] | ADLIB:OUTBUF          | D9         | Z                       |
|  | MONITOR[3] | ADLIB:OUTBUF          | D7         | Z                       |
|  | MONITOR[4] | ADLIB:OUTBUF          | A11        | Z                       |
|  | OEa        | ADLIB:INBUF           | E4         | Z                       |
|  | OEb        | ADLIB:INBUF           | F1         | Z                       |
|  | OSC_EN     | ADLIB:INBUF           | K3         | Z                       |
|  | PAD[10]    | ADLIB:BIBUF_LVCMOS33U | M8         | Z                       |
|  | PAD[11]    | ADLIB:BIBUF_LVCMOS33D | R7         | Z                       |
|  | PAD[12]    | ADLIB:BIBUF_LVCMOS33U | D11        | Z                       |
|  | PAD[13]    | ADLIB:BIBUF_LVCMOS33D | C12        | Z                       |
|  | PAD[14]    | ADLIB:BIBUF_LVCMOS33U | R6         | Z                       |

Help OK Cancel

**Figure 1-3 • I/O States During Programming Window**

- Click OK to return to the FlashPoint – Programming File Generator window.

I/O States during programming are saved to the ADB and resulting programming files after completing programming file generation.

## Overview of I/O Performance

### Summary of I/O DC Input and Output Levels – Default I/O Software Settings

**Table 2-13 • Summary of Maximum and Minimum DC Input and Output Levels**  
Applicable to Commercial and Industrial Conditions

| I/O Standard                 | Drive Strength          | Equivalent Software Default Drive Strength Option <sup>1</sup> | Slew Rate | VIL    |             | VIH         |        | VOL         | VOH         | IOL <sup>3</sup> | IOH <sup>3</sup> |
|------------------------------|-------------------------|----------------------------------------------------------------|-----------|--------|-------------|-------------|--------|-------------|-------------|------------------|------------------|
|                              |                         |                                                                |           | Min. V | Max. V      | Min. V      | Max. V | Max. V      | Min. V      | mA               | mA               |
| 3.3 V LVTTTL / 3.3 V LVC MOS | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.8         | 2           | 3.6    | 0.4         | 2.4         | 12               | 12               |
| 3.3 V LVC MOS Wide Range     | 100 $\mu$ A             | 12 mA                                                          | High      | –0.3   | 0.8         | 2           | 3.6    | 0.2         | VCCI – 0.2  | 0.1              | 0.1              |
| 2.5 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.7         | 1.7         | 3.6    | 0.7         | 1.7         | 12               | 12               |
| 1.8 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.35 * VCCI | 0.65 * VCCI | 3.6    | 0.45        | VCCI – 0.45 | 12               | 12               |
| 1.5 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.30 * VCCI | 0.7 * VCCI  | 3.6    | 0.25 * VCCI | 0.75 * VCCI | 12               | 12               |
| 3.3 V PCI                    | Per PCI Specification   |                                                                |           |        |             |             |        |             |             |                  |                  |
| 3.3 V PCI-X                  | Per PCI-X Specification |                                                                |           |        |             |             |        |             |             |                  |                  |
| 3.3 V GTL                    | 20 mA <sup>2</sup>      | 20 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.05 | VREF + 0.05 | 3.6    | 0.4         | –           | 20               | 20               |
| 2.5 V GTL                    | 20 mA <sup>2</sup>      | 20 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.05 | VREF + 0.05 | 3.6    | 0.4         | –           | 20               | 20               |
| 3.3 V GTL+                   | 35 mA                   | 35 mA                                                          | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.6         | –           | 35               | 35               |
| 2.5 V GTL+                   | 33 mA                   | 33 mA                                                          | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.6         | –           | 33               | 33               |
| HSTL (I)                     | 8 mA                    | 8 mA                                                           | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.4         | VCCI – 0.4  | 8                | 8                |
| HSTL (II)                    | 15 mA <sup>2</sup>      | 15 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.4         | VCCI – 0.4  | 15               | 15               |
| SSTL2 (I)                    | 15 mA                   | 15 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.54        | VCCI – 0.62 | 15               | 15               |
| SSTL2 (II)                   | 18 mA                   | 18 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.35        | VCCI – 0.43 | 18               | 18               |
| SSTL3 (I)                    | 14 mA                   | 14 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.7         | VCCI – 1.1  | 14               | 14               |
| SSTL3 (II)                   | 21 mA                   | 21 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.5         | VCCI – 0.9  | 21               | 21               |

#### Notes:

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Output drive strength is below JEDEC specification.
3. Currents are measured at 85°C junction temperature.
4. Output Slew Rates can be extracted from [IBIS Models](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article), located at [http://www.microsemi.com/index.php?option=com\\_content&id=1671&lang=en&view=article](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article).

**Table 2-21 • I/O Short Currents IOSH/IOSL**

|                             | Drive Strength | IOSH (mA)*                   | IOSL (mA)*                   |
|-----------------------------|----------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA           | 25                           | 27                           |
|                             | 4 mA           | 25                           | 27                           |
|                             | 6 mA           | 51                           | 54                           |
|                             | 8 mA           | 51                           | 54                           |
|                             | 12 mA          | 103                          | 109                          |
|                             | 16 mA          | 132                          | 127                          |
|                             | 24 mA          | 268                          | 181                          |
| 3.3 V LVCMOS Wide Range     | 100 $\mu$ A    | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                | 4 mA           | 16                           | 18                           |
|                             | 8 mA           | 32                           | 37                           |
|                             | 12 mA          | 65                           | 74                           |
|                             | 16 mA          | 83                           | 87                           |
|                             | 24 mA          | 169                          | 124                          |
| 1.8 V LVCMOS                | 2 mA           | 9                            | 11                           |
|                             | 4 mA           | 17                           | 22                           |
|                             | 6 mA           | 35                           | 44                           |
|                             | 8 mA           | 45                           | 51                           |
|                             | 12 mA          | 91                           | 74                           |
|                             | 16 mA          | 91                           | 74                           |
| 1.5 V LVCMOS                | 2 mA           | 13                           | 16                           |
|                             | 4 mA           | 25                           | 33                           |
|                             | 6 mA           | 32                           | 39                           |
|                             | 8 mA           | 66                           | 55                           |
|                             | 12 mA          | 66                           | 55                           |

**Notes:**

1.  $T_J = 100^\circ\text{C}$
2. *Applicable to 3.3 V LVCMOS Wide Range. IOSL/IOSH dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.*

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at  $100^\circ\text{C}$ , the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

**Table 2-22 • Duration of Short Circuit Event Before Failure**

| Temperature         | Time before Failure |
|---------------------|---------------------|
| $-40^\circ\text{C}$ | > 20 years          |
| $0^\circ\text{C}$   | > 20 years          |
| $25^\circ\text{C}$  | > 20 years          |
| $70^\circ\text{C}$  | 5 years             |

### Timing Characteristics

**Table 2-31 • 3.3 V LVCMOS Wide Range High Slew**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.7\text{ V}$ 

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 0.66       | 12.19    | 0.04      | 1.83     | 2.38      | 0.43       | 12.19    | 10.17    | 4.16     | 4.00     | 15.58     | 13.57     | ns    |
|                   |                                                                | –1          | 0.56       | 10.37    | 0.04      | 1.55     | 2.02      | 0.36       | 10.37    | 8.66     | 3.54     | 3.41     | 13.26     | 11.54     | ns    |
|                   |                                                                | –2          | 0.49       | 9.10     | 0.03      | 1.36     | 1.78      | 0.32       | 9.10     | 7.60     | 3.11     | 2.99     | 11.64     | 10.13     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 0.66       | 7.85     | 0.04      | 1.83     | 2.38      | 0.43       | 7.85     | 6.29     | 4.71     | 4.97     | 11.24     | 9.68      | ns    |
|                   |                                                                | –1          | 0.56       | 6.68     | 0.04      | 1.55     | 2.02      | 0.36       | 6.68     | 5.35     | 4.01     | 4.22     | 9.57      | 8.24      | ns    |
|                   |                                                                | –2          | 0.49       | 5.86     | 0.03      | 1.36     | 1.78      | 0.32       | 5.86     | 4.70     | 3.52     | 3.71     | 8.40      | 7.23      | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 0.66       | 5.67     | 0.04      | 1.83     | 2.38      | 0.43       | 5.67     | 4.36     | 5.06     | 5.59     | 9.07      | 7.75      | ns    |
|                   |                                                                | –1          | 0.56       | 4.82     | 0.04      | 1.55     | 2.02      | 0.36       | 4.82     | 3.71     | 4.31     | 4.75     | 7.71      | 6.59      | ns    |
|                   |                                                                | –2          | 0.49       | 4.24     | 0.03      | 1.36     | 1.78      | 0.32       | 4.24     | 3.25     | 3.78     | 4.17     | 6.77      | 5.79      | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 0.66       | 5.35     | 0.04      | 1.83     | 2.38      | 0.43       | 5.35     | 3.96     | 5.15     | 5.76     | 8.75      | 7.35      | ns    |
|                   |                                                                | –1          | 0.56       | 4.55     | 0.04      | 1.55     | 2.02      | 0.36       | 4.55     | 3.36     | 4.38     | 4.90     | 7.44      | 6.25      | ns    |
|                   |                                                                | –2          | 0.49       | 4.00     | 0.03      | 1.36     | 1.78      | 0.32       | 4.00     | 2.95     | 3.85     | 4.30     | 6.53      | 5.49      | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 0.66       | 4.96     | 0.04      | 1.83     | 2.38      | 0.43       | 4.96     | 3.27     | 5.23     | 6.38     | 8.35      | 6.67      | ns    |
|                   |                                                                | –1          | 0.56       | 4.22     | 0.04      | 1.55     | 2.02      | 0.36       | 4.22     | 2.78     | 4.45     | 5.43     | 7.11      | 5.67      | ns    |
|                   |                                                                | –2          | 0.49       | 3.70     | 0.03      | 1.36     | 1.78      | 0.32       | 3.70     | 2.44     | 3.91     | 4.76     | 6.24      | 4.98      | ns    |

#### Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

### Timing Characteristics

**Table 2-35 • 2.5 V LVCMOS High Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 8.82     | 0.04      | 1.51     | 1.66      | 0.43       | 8.13     | 8.82     | 2.72     | 2.29     | 10.37     | 11.05     | ns    |
|                | –1          | 0.56       | 7.50     | 0.04      | 1.29     | 1.41      | 0.36       | 6.92     | 7.50     | 2.31     | 1.95     | 8.82      | 9.40      | ns    |
|                | –2          | 0.49       | 6.58     | 0.03      | 1.13     | 1.24      | 0.32       | 6.07     | 6.58     | 2.03     | 1.71     | 7.74      | 8.25      | ns    |
| 8 mA           | Std.        | 0.66       | 5.27     | 0.04      | 1.51     | 1.66      | 0.43       | 5.27     | 5.27     | 3.10     | 3.03     | 7.50      | 7.51      | ns    |
|                | –1          | 0.56       | 4.48     | 0.04      | 1.29     | 1.41      | 0.36       | 4.48     | 4.48     | 2.64     | 2.58     | 6.38      | 6.38      | ns    |
|                | –2          | 0.49       | 3.94     | 0.03      | 1.13     | 1.24      | 0.32       | 3.93     | 3.94     | 2.32     | 2.26     | 5.60      | 5.61      | ns    |
| 12 mA          | Std.        | 0.66       | 3.74     | 0.04      | 1.51     | 1.66      | 0.43       | 3.81     | 3.49     | 3.37     | 3.49     | 6.05      | 5.73      | ns    |
|                | –1          | 0.56       | 3.18     | 0.04      | 1.29     | 1.41      | 0.36       | 3.24     | 2.97     | 2.86     | 2.97     | 5.15      | 4.87      | ns    |
|                | –2          | 0.49       | 2.80     | 0.03      | 1.13     | 1.24      | 0.32       | 2.85     | 2.61     | 2.51     | 2.61     | 4.52      | 4.28      | ns    |
| 16 mA          | Std.        | 0.66       | 3.53     | 0.04      | 1.51     | 1.66      | 0.43       | 3.59     | 3.12     | 3.42     | 3.62     | 5.83      | 5.35      | ns    |
|                | –1          | 0.56       | 3.00     | 0.04      | 1.29     | 1.41      | 0.36       | 3.06     | 2.65     | 2.91     | 3.08     | 4.96      | 4.55      | ns    |
|                | –2          | 0.49       | 2.63     | 0.03      | 1.13     | 1.24      | 0.32       | 2.68     | 2.33     | 2.56     | 2.71     | 4.35      | 4.00      | ns    |
| 24 mA          | Std.        | 0.66       | 3.26     | 0.04      | 1.51     | 1.66      | 0.43       | 3.32     | 2.48     | 3.49     | 4.11     | 5.56      | 4.72      | ns    |
|                | –1          | 0.56       | 2.77     | 0.04      | 1.29     | 1.41      | 0.36       | 2.83     | 2.11     | 2.97     | 3.49     | 4.73      | 4.01      | ns    |
|                | –2          | 0.49       | 2.44     | 0.03      | 1.13     | 1.24      | 0.32       | 2.48     | 1.85     | 2.61     | 3.07     | 4.15      | 3.52      | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

**Table 2-36 • 2.5 V LVCMOS Low Slew**
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 12.00    | 0.04      | 1.51     | 1.66      | 0.43       | 12.23    | 11.61    | 2.72     | 2.20     | 14.46     | 13.85     | ns    |
|                | –1          | 0.56       | 10.21    | 0.04      | 1.29     | 1.41      | 0.36       | 10.40    | 9.88     | 2.31     | 1.87     | 12.30     | 11.78     | ns    |
|                | –2          | 0.49       | 8.96     | 0.03      | 1.13     | 1.24      | 0.32       | 9.13     | 8.67     | 2.03     | 1.64     | 10.80     | 10.34     | ns    |
| 8 mA           | Std.        | 0.66       | 8.73     | 0.04      | 1.51     | 1.66      | 0.43       | 8.89     | 8.01     | 3.10     | 2.93     | 11.13     | 10.25     | ns    |
|                | –1          | 0.56       | 7.43     | 0.04      | 1.29     | 1.41      | 0.36       | 7.57     | 6.82     | 2.64     | 2.49     | 9.47      | 8.72      | ns    |
|                | –2          | 0.49       | 6.52     | 0.03      | 1.13     | 1.24      | 0.32       | 6.64     | 5.98     | 2.32     | 2.19     | 8.31      | 7.65      | ns    |
| 12 mA          | Std.        | 0.66       | 6.77     | 0.04      | 1.51     | 1.66      | 0.43       | 6.90     | 6.11     | 3.37     | 3.39     | 9.14      | 8.34      | ns    |
|                | –1          | 0.56       | 5.76     | 0.04      | 1.29     | 1.41      | 0.36       | 5.87     | 5.20     | 2.86     | 2.89     | 7.77      | 7.10      | ns    |
|                | –2          | 0.49       | 5.06     | 0.03      | 1.13     | 1.24      | 0.32       | 5.15     | 4.56     | 2.51     | 2.53     | 6.82      | 6.23      | ns    |
| 16 mA          | Std.        | 0.66       | 6.31     | 0.04      | 1.51     | 1.66      | 0.43       | 6.42     | 5.73     | 3.42     | 3.52     | 8.66      | 7.96      | ns    |
|                | –1          | 0.56       | 5.37     | 0.04      | 1.29     | 1.41      | 0.36       | 5.46     | 4.87     | 2.91     | 3.00     | 7.37      | 6.77      | ns    |
|                | –2          | 0.49       | 4.71     | 0.03      | 1.13     | 1.24      | 0.32       | 4.80     | 4.28     | 2.56     | 2.63     | 6.47      | 5.95      | ns    |
| 24 mA          | Std.        | 0.66       | 5.93     | 0.04      | 1.51     | 1.66      | 0.43       | 6.04     | 5.70     | 3.49     | 4.00     | 8.28      | 7.94      | ns    |
|                | –1          | 0.56       | 5.05     | 0.04      | 1.29     | 1.41      | 0.36       | 5.14     | 4.85     | 2.97     | 3.40     | 7.04      | 6.75      | ns    |
|                | –2          | 0.49       | 4.43     | 0.03      | 1.13     | 1.24      | 0.32       | 4.51     | 4.26     | 2.61     | 2.99     | 6.18      | 5.93      | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

**Table 2-40 • 1.8 V LVCMOS Low Slew**

**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 1.7\text{ V}$**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.66       | 15.84    | 0.04      | 1.45     | 1.91      | 0.43       | 15.65    | 15.84    | 2.78     | 1.58     | 17.89     | 18.07     | ns    |
|                | –1          | 0.56       | 13.47    | 0.04      | 1.23     | 1.62      | 0.36       | 13.31    | 13.47    | 2.37     | 1.35     | 15.22     | 15.37     | ns    |
|                | –2          | 0.49       | 11.83    | 0.03      | 1.08     | 1.42      | 0.32       | 11.69    | 11.83    | 2.08     | 1.18     | 13.36     | 13.50     | ns    |
| 4 mA           | Std.        | 0.66       | 11.39    | 0.04      | 1.45     | 1.91      | 0.43       | 11.60    | 10.76    | 3.26     | 2.77     | 13.84     | 12.99     | ns    |
|                | –1          | 0.56       | 9.69     | 0.04      | 1.23     | 1.62      | 0.36       | 9.87     | 9.15     | 2.77     | 2.36     | 11.77     | 11.05     | ns    |
|                | –2          | 0.49       | 8.51     | 0.03      | 1.08     | 1.42      | 0.32       | 8.66     | 8.03     | 2.43     | 2.07     | 10.33     | 9.70      | ns    |
| 6 mA           | Std.        | 0.66       | 8.97     | 0.04      | 1.45     | 1.91      | 0.43       | 9.14     | 8.10     | 3.57     | 3.36     | 11.37     | 10.33     | ns    |
|                | –1          | 0.56       | 7.63     | 0.04      | 1.23     | 1.62      | 0.36       | 7.77     | 6.89     | 3.04     | 2.86     | 9.67      | 8.79      | ns    |
|                | –2          | 0.49       | 6.70     | 0.03      | 1.08     | 1.42      | 0.32       | 6.82     | 6.05     | 2.66     | 2.51     | 8.49      | 7.72      | ns    |
| 8 mA           | Std.        | 0.66       | 8.35     | 0.04      | 1.45     | 1.91      | 0.43       | 8.50     | 7.59     | 3.64     | 3.52     | 10.74     | 9.82      | ns    |
|                | –1          | 0.56       | 7.10     | 0.04      | 1.23     | 1.62      | 0.36       | 7.23     | 6.45     | 3.10     | 3.00     | 9.14      | 8.35      | ns    |
|                | –2          | 0.49       | 6.24     | 0.03      | 1.08     | 1.42      | 0.32       | 6.35     | 5.66     | 2.72     | 2.63     | 8.02      | 7.33      | ns    |
| 12 mA          | Std.        | 0.66       | 7.94     | 0.04      | 1.45     | 1.91      | 0.43       | 8.09     | 7.56     | 3.74     | 4.11     | 10.32     | 9.80      | ns    |
|                | –1          | 0.56       | 6.75     | 0.04      | 1.23     | 1.62      | 0.36       | 6.88     | 6.43     | 3.18     | 3.49     | 8.78      | 8.33      | ns    |
|                | –2          | 0.49       | 5.93     | 0.03      | 1.08     | 1.42      | 0.32       | 6.04     | 5.65     | 2.79     | 3.07     | 7.71      | 7.32      | ns    |
| 16 mA          | Std.        | 0.66       | 7.94     | 0.04      | 1.45     | 1.91      | 0.43       | 8.09     | 7.56     | 3.74     | 4.11     | 10.32     | 9.80      | ns    |
|                | –1          | 0.56       | 6.75     | 0.04      | 1.23     | 1.62      | 0.36       | 6.88     | 6.43     | 3.18     | 3.49     | 8.78      | 8.33      | ns    |
|                | –2          | 0.49       | 5.93     | 0.03      | 1.08     | 1.42      | 0.32       | 6.04     | 5.65     | 2.79     | 3.07     | 7.71      | 7.32      | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## HSTL Class I


High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

**Table 2-60 • Minimum and Maximum DC Input and Output Levels**

| HSTL Class I   | VIL    |            | VIH        |        | VOL    | VOH        | IOL | IOH | IOSL                 | IOSH                 | IIL             | IIH             |
|----------------|--------|------------|------------|--------|--------|------------|-----|-----|----------------------|----------------------|-----------------|-----------------|
| Drive Strength | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V     | mA  | mA  | Max. mA <sup>1</sup> | Max. mA <sup>1</sup> | μA <sup>2</sup> | μA <sup>2</sup> |
| 8 mA           | −0.3   | VREF − 0.1 | VREF + 0.1 | 3.6    | 0.4    | VCCI − 0.4 | 8   | 8   | 39                   | 32                   | 10              | 10              |

**Notes:**

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.



**Figure 2-16 • AC Loading**

**Table 2-61 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF − 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

**Note:** \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

## Timing Characteristics

**Table 2-62 • HSTL Class I**

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,  
Worst-Case VCCI = .4 V, VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 0.66              | 3.18            | 0.04             | 2.12            | 0.43              | 3.24            | 3.14            |                 |                 | 5.47             | 5.38             | ns    |
| −1          | 0.56              | 2.70            | 0.04             | 1.81            | 0.36              | 2.75            | 2.67            |                 |                 | 4.66             | 4.58             | ns    |
| −2          | 0.49              | 2.37            | 0.03             | 1.59            | 0.32              | 2.42            | 2.35            |                 |                 | 4.09             | 4.02             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

## HSTL Class II


High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

**Table 2-63 • Minimum and Maximum DC Input and Output Levels**

| HSTL Class II      | VIL    |            | VIH        |        | VOL    | VOH        | IOL | IOH | IOSL                 | IOSH                 | IIL             | IIH             |
|--------------------|--------|------------|------------|--------|--------|------------|-----|-----|----------------------|----------------------|-----------------|-----------------|
| Drive Strength     | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V     | mA  | mA  | Max. mA <sup>1</sup> | Max. mA <sup>1</sup> | μA <sup>2</sup> | μA <sup>2</sup> |
| 15 mA <sup>3</sup> | -0.3   | VREF - 0.1 | VREF + 0.1 | 3.6    | 0.4    | VCCI - 0.4 | 15  | 15  | 55                   | 66                   | 10              | 10              |

**Notes:**

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.
3. Output drive strength is below JEDEC specification.



**Figure 2-17 • AC Loading**

**Table 2-64 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF - 0.1    | VREF + 0.1     | 0.75                 | 0.75            | 0.75           | 20                     |

**Note:** \*Measuring point = Vtrip. See [Table 2-15 on page 2-18](#) for a complete table of trip points.

## Timing Characteristics

**Table 2-65 • HSTL Class II**

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,  
Worst-Case VCCI = 1.4 V, VREF = 0.75 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 0.66              | 3.02            | 0.04             | 2.12            | 0.43              | 3.08            | 2.71            |                 |                 | 5.32             | 4.95             | ns    |
| -1          | 0.56              | 2.57            | 0.04             | 1.81            | 0.36              | 2.62            | 2.31            |                 |                 | 4.52             | 4.21             | ns    |
| -2          | 0.49              | 2.26            | 0.03             | 1.59            | 0.32              | 2.30            | 2.03            |                 |                 | 3.97             | 3.70             | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## Timing Characteristics

**Table 2-80 • LVDS**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$


| Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | Units |
|-------------|------------|----------|-----------|----------|-------|
| Std.        | 0.66       | 1.87     | 0.04      | 1.82     | ns    |
| -1          | 0.56       | 1.59     | 0.04      | 1.55     | ns    |
| -2          | 0.49       | 1.40     | 0.03      | 1.36     | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF\_LVDS and BIBUF\_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in [Figure 2-23](#). The input and output buffer delays are available in the LVDS section in [Table 2-80](#).

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver:  $R_S = 60\ \Omega$  and  $R_T = 70\ \Omega$ , given  $Z_0 = 50\ \Omega$  (2") and  $Z_{stub} = 50\ \Omega$  (~1.5").



**Figure 2-23 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers**

## Embedded SRAM and FIFO Characteristics

### SRAM




Figure 2-40 • RAM Models

**Table 2-100 • RAM512X18**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter      | Description                                                                                                         | -2   | -1   | Std. | Units |
|----------------|---------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| $t_{AS}$       | Address setup time                                                                                                  | 0.25 | 0.28 | 0.33 | ns    |
| $t_{AH}$       | Address hold time                                                                                                   | 0.00 | 0.00 | 0.00 | ns    |
| $t_{ENS}$      | REN, WEN setup time                                                                                                 | 0.18 | 0.20 | 0.24 | ns    |
| $t_{ENH}$      | REN, WEN hold time                                                                                                  | 0.06 | 0.07 | 0.08 | ns    |
| $t_{DS}$       | Input data (WD) setup time                                                                                          | 0.18 | 0.21 | 0.25 | ns    |
| $t_{DH}$       | Input data (WD) hold time                                                                                           | 0.00 | 0.00 | 0.00 | ns    |
| $t_{CKQ1}$     | Clock High to new data valid on RD (output retained)                                                                | 2.16 | 2.46 | 2.89 | ns    |
| $t_{CKQ2}$     | Clock High to new data valid on RD (pipelined)                                                                      | 0.90 | 1.02 | 1.20 | ns    |
| $t_{C2CRWH}^1$ | Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge  | 0.50 | 0.43 | 0.38 | ns    |
| $t_{C2CWRH}^1$ | Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge | 0.59 | 0.50 | 0.44 | ns    |
| $t_{RSTBQ}$    | RESET Low to data out Low on RD (flow-through)                                                                      | 0.92 | 1.05 | 1.23 | ns    |
|                | RESET Low to data out Low on RD (pipelined)                                                                         | 0.92 | 1.05 | 1.23 | ns    |
| $t_{REMRSTB}$  | RESET removal                                                                                                       | 0.29 | 0.33 | 0.38 | ns    |
| $t_{RECRSTB}$  | RESET recovery                                                                                                      | 1.50 | 1.71 | 2.01 | ns    |
| $t_{MPWRSTB}$  | RESET minimum pulse width                                                                                           | 0.21 | 0.24 | 0.29 | ns    |
| $t_{CYC}$      | Clock cycle time                                                                                                    | 3.23 | 3.68 | 4.32 | ns    |
| $F_{MAX}$      | Maximum frequency                                                                                                   | 310  | 272  | 231  | MHz   |

**Notes:**

1. For more information, refer to the application note [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs](#).
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.


| FG256      |                  |
|------------|------------------|
| Pin Number | A3PE600 Function |
| G13        | GCC1/IO50PPB2V1  |
| G14        | IO44NDB2V1       |
| G15        | IO44PDB2V1       |
| G16        | IO49NSB2V1       |
| H1         | GFB0/IO119NPB7V0 |
| H2         | GFA0/IO118NDB6V1 |
| H3         | GFB1/IO119PPB7V0 |
| H4         | VCOMPLF          |
| H5         | GFC0/IO120NPB7V0 |
| H6         | VCC              |
| H7         | GND              |
| H8         | GND              |
| H9         | GND              |
| H10        | GND              |
| H11        | VCC              |
| H12        | GCC0/IO50NPB2V1  |
| H13        | GCB1/IO51PPB2V1  |
| H14        | GCA0/IO52NPB3V0  |
| H15        | VCOMPLC          |
| H16        | GCB0/IO51NPB2V1  |
| J1         | GFA2/IO117PSB6V1 |
| J2         | GFA1/IO118PDB6V1 |
| J3         | VCCPLF           |
| J4         | IO116NDB6V1      |
| J5         | GFB2/IO116PDB6V1 |
| J6         | VCC              |
| J7         | GND              |
| J8         | GND              |
| J9         | GND              |
| J10        | GND              |
| J11        | VCC              |
| J12        | GCB2/IO54PPB3V0  |
| J13        | GCA1/IO52PPB3V0  |
| J14        | GCC2/IO55PPB3V0  |
| J15        | VCCPLC           |
| J16        | GCA2/IO53PSB3V0  |

| FG256      |                  |
|------------|------------------|
| Pin Number | A3PE600 Function |
| K1         | GFC2/IO115PSB6V1 |
| K2         | IO113PPB6V1      |
| K3         | IO112PDB6V1      |
| K4         | IO112NDB6V1      |
| K5         | VCCIB6           |
| K6         | VCC              |
| K7         | GND              |
| K8         | GND              |
| K9         | GND              |
| K10        | GND              |
| K11        | VCC              |
| K12        | VCCIB3           |
| K13        | IO54NPB3V0       |
| K14        | IO57NPB3V0       |
| K15        | IO55NPB3V0       |
| K16        | IO57PPB3V0       |
| L1         | IO113NPB6V1      |
| L2         | IO109PPB6V0      |
| L3         | IO108PDB6V0      |
| L4         | IO108NDB6V0      |
| L5         | VCCIB6           |
| L6         | GND              |
| L7         | VCC              |
| L8         | VCC              |
| L9         | VCC              |
| L10        | VCC              |
| L11        | GND              |
| L12        | VCCIB3           |
| L13        | GDB0/IO66NPB3V1  |
| L14        | IO60NDB3V1       |
| L15        | IO60PDB3V1       |
| L16        | IO61PDB3V1       |
| M1         | IO109NPB6V0      |
| M2         | IO106NDB6V0      |
| M3         | IO106PDB6V0      |
| M4         | GEC0/IO104NPB6V0 |

| FG256      |                  |
|------------|------------------|
| Pin Number | A3PE600 Function |
| M5         | VMV5             |
| M6         | VCCIB5           |
| M7         | VCCIB5           |
| M8         | IO84NDB5V0       |
| M9         | IO84PDB5V0       |
| M10        | VCCIB4           |
| M11        | VCCIB4           |
| M12        | VMV3             |
| M13        | VCCPLD           |
| M14        | GDB1/IO66PPB3V1  |
| M15        | GDC1/IO65PDB3V1  |
| M16        | IO61NDB3V1       |
| N1         | IO105PDB6V0      |
| N2         | IO105NDB6V0      |
| N3         | GEC1/IO104PPB6V0 |
| N4         | VCOMPLE          |
| N5         | GNDQ             |
| N6         | GEA2/IO101PPB5V2 |
| N7         | IO92NDB5V1       |
| N8         | IO90NDB5V1       |
| N9         | IO82NDB5V0       |
| N10        | IO74NDB4V1       |
| N11        | IO74PDB4V1       |
| N12        | GNDQ             |
| N13        | VCOMPLD          |
| N14        | VJTAG            |
| N15        | GDC0/IO65NDB3V1  |
| N16        | GDA1/IO67PDB3V1  |
| P1         | GEB1/IO103PDB6V0 |
| P2         | GEB0/IO103NDB6V0 |
| P3         | VMV6             |
| P4         | VCCPLE           |
| P5         | IO101NPB5V2      |
| P6         | IO95PPB5V1       |
| P7         | IO92PDB5V1       |
| P8         | IO90PDB5V1       |

| FG484      |                   | FG484      |                   | FG484      |                   |
|------------|-------------------|------------|-------------------|------------|-------------------|
| Pin Number | A3PE3000 Function | Pin Number | A3PE3000 Function | Pin Number | A3PE3000 Function |
| C21        | IO94PPB2V1        | E13        | IO58NDB1V2        | G5         | IO297PDB7V2       |
| C22        | VCCIB2            | E14        | IO58PDB1V2        | G6         | GAC2/IO307PDB7V4  |
| D1         | IO293PDB7V2       | E15        | GBC1/IO79PDB1V4   | G7         | VCOMPLA           |
| D2         | IO303NDB7V3       | E16        | GBB0/IO80NDB1V4   | G8         | GNDQ              |
| D3         | IO305NDB7V3       | E17        | GNDQ              | G9         | IO26NDB0V3        |
| D4         | GND               | E18        | GBA2/IO82PDB2V0   | G10        | IO26PDB0V3        |
| D5         | GAA0/IO00NDB0V0   | E19        | IO86NDB2V0        | G11        | IO36PDB0V4        |
| D6         | GAA1/IO00PDB0V0   | E20        | GND               | G12        | IO42PDB1V0        |
| D7         | GAB0/IO01NDB0V0   | E21        | IO90NDB2V1        | G13        | IO50PDB1V1        |
| D8         | IO20PDB0V2        | E22        | IO98PDB2V2        | G14        | IO60NDB1V2        |
| D9         | IO22PDB0V2        | F1         | IO299NPB7V3       | G15        | GNDQ              |
| D10        | IO30PDB0V3        | F2         | IO301NDB7V3       | G16        | VCOMPLB           |
| D11        | IO38NDB0V4        | F3         | IO301PDB7V3       | G17        | GBB2/IO83PDB2V0   |
| D12        | IO52NDB1V1        | F4         | IO308NDB7V4       | G18        | IO92PDB2V1        |
| D13        | IO52PDB1V1        | F5         | IO309NDB7V4       | G19        | IO92NDB2V1        |
| D14        | IO66NDB1V3        | F6         | VMV7              | G20        | IO102PDB2V2       |
| D15        | IO66PDB1V3        | F7         | VCCPLA            | G21        | IO102NDB2V2       |
| D16        | GBB1/IO80PDB1V4   | F8         | GAC0/IO02NDB0V0   | G22        | IO105NDB2V2       |
| D17        | GBA0/IO81NDB1V4   | F9         | GAC1/IO02PDB0V0   | H1         | IO286PSB7V1       |
| D18        | GBA1/IO81PDB1V4   | F10        | IO32NDB0V3        | H2         | IO291NPB7V2       |
| D19        | GND               | F11        | IO32PDB0V3        | H3         | VCC               |
| D20        | IO88PDB2V0        | F12        | IO44PDB1V0        | H4         | IO295NDB7V2       |
| D21        | IO90PDB2V1        | F13        | IO50NDB1V1        | H5         | IO297NDB7V2       |
| D22        | IO94NPB2V1        | F14        | IO60PDB1V2        | H6         | IO307NDB7V4       |
| E1         | IO293NDB7V2       | F15        | GBC0/IO79NDB1V4   | H7         | IO287PDB7V1       |
| E2         | IO299PPB7V3       | F16        | VCCPLB            | H8         | VMV0              |
| E3         | GND               | F17        | VMV2              | H9         | VCCIB0            |
| E4         | GAB2/IO308PDB7V4  | F18        | IO82NDB2V0        | H10        | VCCIB0            |
| E5         | GAA2/IO309PDB7V4  | F19        | IO86PDB2V0        | H11        | IO36NDB0V4        |
| E6         | GNDQ              | F20        | IO96PDB2V1        | H12        | IO42NDB1V0        |
| E7         | GAB1/IO01PDB0V0   | F21        | IO96NDB2V1        | H13        | VCCIB1            |
| E8         | IO20NDB0V2        | F22        | IO98NDB2V2        | H14        | VCCIB1            |
| E9         | IO22NDB0V2        | G1         | IO289NDB7V1       | H15        | VMV1              |
| E10        | IO30NDB0V3        | G2         | IO289PDB7V1       | H16        | GBC2/IO84PDB2V0   |
| E11        | IO38PDB0V4        | G3         | IO291PPB7V2       | H17        | IO83NDB2V0        |
| E12        | IO44NDB1V0        | G4         | IO295PDB7V2       | H18        | IO100NDB2V2       |

## FG676



*Note:* This is the bottom view of the package.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| L17        | GND               |
| L18        | VCC               |
| L19        | VCCIB2            |
| L20        | IO67PDB2V1        |
| L21        | IO67NDB2V1        |
| L22        | IO71PDB2V2        |
| L23        | IO71NDB2V2        |
| L24        | GNDQ              |
| L25        | IO82PDB2V3        |
| L26        | IO84NDB2V3        |
| M1         | IO198NPB7V0       |
| M2         | IO202PDB7V1       |
| M3         | IO202NDB7V1       |
| M4         | IO206NDB7V1       |
| M5         | IO206PDB7V1       |
| M6         | IO204NDB7V1       |
| M7         | IO204PDB7V1       |
| M8         | VCCIB7            |
| M9         | VCC               |
| M10        | GND               |
| M11        | GND               |
| M12        | GND               |
| M13        | GND               |
| M14        | GND               |
| M15        | GND               |
| M16        | GND               |
| M17        | GND               |
| M18        | VCC               |
| M19        | VCCIB2            |
| M20        | IO73NDB2V2        |
| M21        | IO73PDB2V2        |
| M22        | IO81PPB2V3        |
| M23        | IO77PDB2V2        |
| M24        | IO77NDB2V2        |
| M25        | IO82NDB2V3        |
| M26        | IO83PDB2V3        |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| N1         | GFB0/IO191NPB7V0  |
| N2         | VCOMPLF           |
| N3         | GFB1/IO191PPB7V0  |
| N4         | IO196PDB7V0       |
| N5         | GFA0/IO190NDB6V2  |
| N6         | IO200PDB7V1       |
| N7         | IO200NDB7V1       |
| N8         | VCCIB7            |
| N9         | VCC               |
| N10        | GND               |
| N11        | GND               |
| N12        | GND               |
| N13        | GND               |
| N14        | GND               |
| N15        | GND               |
| N16        | GND               |
| N17        | GND               |
| N18        | VCC               |
| N19        | VCCIB2            |
| N20        | IO79PDB2V3        |
| N21        | IO79NDB2V3        |
| N22        | GCA2/IO88PPB3V0   |
| N23        | IO81NPB2V3        |
| N24        | GCA0/IO87NDB3V0   |
| N25        | GCB0/IO86NPB2V3   |
| N26        | IO83NDB2V3        |
| P1         | GFA2/IO189PDB6V2  |
| P2         | VCCPLF            |
| P3         | IO193PPB7V0       |
| P4         | IO196NDB7V0       |
| P5         | GFA1/IO190PDB6V2  |
| P6         | IO194PDB7V0       |
| P7         | IO194NDB7V0       |
| P8         | VCCIB6            |
| P9         | VCC               |
| P10        | GND               |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| P11        | GND               |
| P12        | GND               |
| P13        | GND               |
| P14        | GND               |
| P15        | GND               |
| P16        | GND               |
| P17        | GND               |
| P18        | VCC               |
| P19        | VCCIB3            |
| P20        | GCC0/IO85NDB2V3   |
| P21        | GCC1/IO85PDB2V3   |
| P22        | GCB1/IO86PPB2V3   |
| P23        | IO88NPB3V0        |
| P24        | GCA1/IO87PDB3V0   |
| P25        | VCCPLC            |
| P26        | VCOMPLC           |
| R1         | IO189NDB6V2       |
| R2         | IO185PDB6V2       |
| R3         | IO187NPB6V2       |
| R4         | IO193NPB7V0       |
| R5         | GFC2/IO187PPB6V2  |
| R6         | GFC1/IO192PDB7V0  |
| R7         | GFC0/IO192NDB7V0  |
| R8         | VCCIB6            |
| R9         | VCC               |
| R10        | GND               |
| R11        | GND               |
| R12        | GND               |
| R13        | GND               |
| R14        | GND               |
| R15        | GND               |
| R16        | GND               |
| R17        | GND               |
| R18        | VCC               |
| R19        | VCCIB3            |
| R20        | NC                |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| R21        | IO89NDB3V0        |
| R22        | GCB2/IO89PDB3V0   |
| R23        | IO90NDB3V0        |
| R24        | GCC2/IO90PDB3V0   |
| R25        | IO91PDB3V0        |
| R26        | IO91NDB3V0        |
| T1         | IO186PDB6V2       |
| T2         | IO185NDB6V2       |
| T3         | GNDQ              |
| T4         | IO180PDB6V1       |
| T5         | IO180NDB6V1       |
| T6         | IO188NDB6V2       |
| T7         | GFB2/IO188PDB6V2  |
| T8         | VCCIB6            |
| T9         | VCC               |
| T10        | GND               |
| T11        | GND               |
| T12        | GND               |
| T13        | GND               |
| T14        | GND               |
| T15        | GND               |
| T16        | GND               |
| T17        | GND               |
| T18        | VCC               |
| T19        | VCCIB3            |
| T20        | IO99PDB3V1        |
| T21        | IO99NDB3V1        |
| T22        | IO97PDB3V1        |
| T23        | IO97NDB3V1        |
| T24        | GNDQ              |
| T25        | IO93PPB3V0        |
| T26        | NC                |
| U1         | IO186NDB6V2       |
| U2         | IO184NDB6V2       |
| U3         | IO184PDB6V2       |
| U4         | IO182NDB6V1       |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| U5         | IO182PDB6V1       |
| U6         | IO178PDB6V1       |
| U7         | IO178NDB6V1       |
| U8         | VCCIB6            |
| U9         | VCC               |
| U10        | GND               |
| U11        | GND               |
| U12        | GND               |
| U13        | GND               |
| U14        | GND               |
| U15        | GND               |
| U16        | GND               |
| U17        | GND               |
| U18        | VCC               |
| U19        | VCCIB3            |
| U20        | NC                |
| U21        | IO101NDB3V1       |
| U22        | IO101PDB3V1       |
| U23        | IO92NDB3V0        |
| U24        | IO92PDB3V0        |
| U25        | IO95PDB3V1        |
| U26        | IO93NPB3V0        |
| V1         | IO183PDB6V2       |
| V2         | IO183NDB6V2       |
| V3         | VMV6              |
| V4         | IO181PDB6V1       |
| V5         | IO181NDB6V1       |
| V6         | IO176PDB6V1       |
| V7         | IO176NDB6V1       |
| V8         | VCCIB6            |
| V9         | VCC               |
| V10        | VCC               |
| V11        | VCC               |
| V12        | VCC               |
| V13        | VCC               |
| V14        | VCC               |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| V15        | VCC               |
| V16        | VCC               |
| V17        | VCC               |
| V18        | VCC               |
| V19        | VCCIB3            |
| V20        | IO107PDB3V2       |
| V21        | IO107NDB3V2       |
| V22        | IO103NDB3V2       |
| V23        | IO103PDB3V2       |
| V24        | VMV3              |
| V25        | IO95NDB3V1        |
| V26        | IO94PDB3V0        |
| W1         | IO179NDB6V1       |
| W2         | IO179PDB6V1       |
| W3         | IO177NDB6V1       |
| W4         | IO177PDB6V1       |
| W5         | IO172PDB6V0       |
| W6         | IO172NDB6V0       |
| W7         | VCC               |
| W8         | VCC               |
| W9         | VCCIB5            |
| W10        | VCCIB5            |
| W11        | VCCIB5            |
| W12        | VCCIB5            |
| W13        | VCCIB5            |
| W14        | VCCIB4            |
| W15        | VCCIB4            |
| W16        | VCCIB4            |
| W17        | VCCIB4            |
| W18        | VCCIB4            |
| W19        | VCC               |
| W20        | VCCIB3            |
| W21        | GDB0/IO109NDB3V2  |
| W22        | GDB1/IO109PDB3V2  |
| W23        | IO105NDB3V2       |
| W24        | IO105PDB3V2       |

## 5 – Datasheet Information

### List of Changes

The following table lists critical changes that were made in each revision of the ProASIC3E datasheet.

| Revision                        | Changes                                                                                                                                                                                                                                                                                                           | Page  |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Revision 15<br>(June 2015)      | Updated "ProASIC3E Ordering Information". Interchanged the positions of Y-Security Feature and I- Application (Temperature Range) (SAR 67296).<br>Added Note "Only devices with package size greater than or equal to 5x5 are supported".<br>Updated Commercial and Industrial Junction Temperatures (SAR 67588). | 1-III |
|                                 | Added the A3PE3000 package to Table 2-5 (SARs 52320 and 58737).                                                                                                                                                                                                                                                   | 2-5   |
|                                 | Updated "VCCIBx I/O Supply Voltage" (SAR 43323).                                                                                                                                                                                                                                                                  | 3-1   |
|                                 |                                                                                                                                                                                                                                                                                                                   |       |
| Revision 14<br>(May 2014)       | Added 2 mA and 6 mA I/O short currents values in "I/O Short Currents IOSH/IOSL" (SAR 56295).                                                                                                                                                                                                                      | 2-22  |
|                                 | Added 2 mA and 6 mA minimum and maximum DC input and output levels in "Minimum and Maximum DC Input and Output Levels"(SAR 56295).                                                                                                                                                                                | 2-24  |
|                                 | Added 3.3 V LVTTTL / 3.3 V LVCMOS High Slew Commercial-Case Conditions for 2 mA and 6 mA in "3.3 V LVTTTL / 3.3 V LVCMOS High Slew" (SAR 56295).                                                                                                                                                                  | 2-25  |
|                                 | Added 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Commercial-Case Conditions for 2 mA and 6 mA in "3.3 V LVTTTL / 3.3 V LVCMOS Low Slew" (SAR 56295).                                                                                                                                                                    | 2-25  |
|                                 |                                                                                                                                                                                                                                                                                                                   |       |
| Revision 13<br>(January 2013)   | In the "Features and Benefits" section, updated the Clock Conditioning Circuit (CCC) and PLL Wide Input Frequency Range from '1.5 MHz to 200 MHz' to '1.5MHz to 350 MHz' based on Table 2-98 (SAR 22196).                                                                                                         | 1-I   |
|                                 | The "ProASIC3E Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43220).                                                                                 | 1-III |
|                                 | Added a note to "Recommended Operating Conditions <sup>1</sup> " table (SAR 42716): The programming temperature range supported is T <sub>ambient</sub> = 0°C to 85°C.                                                                                                                                            | 2-2   |
|                                 | The note in "ProASIC3E CCC/PLL Specification" table referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42571).                                                                                                                                        | 2-70  |
|                                 | Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40285).                                                                                                                                                                                        | NA    |
|                                 | Live at Power-Up (LAPU) has been replaced with 'Instant On'.                                                                                                                                                                                                                                                      |       |
| Revision 12<br>(September 2012) | The "Security" section was modified to clarify that Microsemi does not support read-back of programmed data.                                                                                                                                                                                                      | 1-1   |

| Revision                       | Changes                                                                                                                                                                                 | Page         |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|
| v2.0<br>(continued)            | Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.                                                                                                     | 3-5          |
|                                | Table 3-5 • Package Thermal Resistivities was updated.                                                                                                                                  | 3-5          |
|                                | Table 3-10 • Different Components Contributing to the Dynamic Power Consumption in ProASIC3E Devices was updated.                                                                       | 3-8          |
|                                | $t_{WRO}$ and $t_{CCKH}$ were added to Table 3-94 • RAM4K9 and Table 3-95 • RAM512X18.                                                                                                  | 3-74 to 3-74 |
|                                | The note in Table 3-24 • I/O Input Rise Time, Fall Time, and Related I/O Reliability was updated.                                                                                       | 3-23         |
|                                | Figure 3-43 • Write Access After Write onto Same Address, Figure 3-44 • Read Access After Write onto Same Address, and Figure 3-45 • Write Access After Read onto Same Address are new. | 3-71 to 3-73 |
|                                | Figure 3-53 • Timing Diagram was updated.                                                                                                                                               | 3-80         |
|                                | Notes were added to the package diagrams identifying if they were top or bottom view.                                                                                                   | N/A          |
|                                | The A3PE1500 "208-Pin PQFP" table is new.                                                                                                                                               | 4-4          |
|                                | The A3PE1500 "484-Pin FBGA" table is new.                                                                                                                                               | 4-18         |
|                                | The A3PE1500 "A3PE1500 Function" table is new.                                                                                                                                          | 4-24         |
| Advance v0.6<br>(January 2007) | In the "Packaging Tables" table, the number of I/Os for the A3PE1500 was changed for the FG484 and FG676 packages.                                                                      | ii           |
| Advance v0.5<br>(April 2006)   | B-LVDS and M-LDVS are new I/O standards added to the datasheet.                                                                                                                         | N/A          |
|                                | The term flow-through was changed to pass-through.                                                                                                                                      | N/A          |
|                                | Figure 2-8 • Very-Long-Line Resources was updated.                                                                                                                                      | 2-8          |
|                                | The footnotes in Figure 2-27 • CCC/PLL Macro were updated.                                                                                                                              | 2-28         |
|                                | The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options.                                                                             | 2-24         |
|                                | The "SRAM and FIFO" section was updated.                                                                                                                                                | 2-21         |
|                                | The "RESET" section was updated.                                                                                                                                                        | 2-25         |
|                                | The "WCLK and RCLK" section was updated.                                                                                                                                                | 2-25         |
|                                | The "RESET" section was updated.                                                                                                                                                        | 2-25         |
|                                | The "RESET" section was updated.                                                                                                                                                        | 2-27         |
|                                | B-LVDS and M-LDVS are new I/O standards added to the datasheet.                                                                                                                         | N/A          |
|                                | The term flow-through was changed to pass-through.                                                                                                                                      | N/A          |
|                                | Figure 2-8 • Very-Long-Line Resources was updated.                                                                                                                                      | 2-8          |
|                                | The footnotes in Figure 2-27 • CCC/PLL Macro were updated.                                                                                                                              | 2-28         |
|                                | The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options.                                                                             | 2-24         |
|                                | The "SRAM and FIFO" section was updated.                                                                                                                                                | 2-21         |
|                                | The "RESET" section was updated.                                                                                                                                                        | 2-25         |
|                                | The "WCLK and RCLK" section was updated.                                                                                                                                                | 2-25         |

| Revision                       | Changes                                                                                                                | Page                 |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------|----------------------|
| Advance v0.5<br>(continued)    | The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused. | 2-50                 |
|                                | The "JTAG Pins" section was updated to include information on what happens when the pin is unused.                     | 2-51                 |
|                                | The "Programming" section was updated to include information concerning serialization.                                 | 2-53                 |
|                                | The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.                                             | 2-54                 |
|                                | The "DC and Switching Characteristics" chapter was updated with new information.                                       | Starting on page 3-1 |
|                                | Table 3-6 was updated.                                                                                                 | 3-5                  |
|                                | In Table 3-10, PAC4 was updated.                                                                                       | 3-8                  |
|                                | Table 3-19 was updated.                                                                                                | 3-20                 |
|                                | The note in Table 3-24 was updated.                                                                                    | 3-23                 |
|                                | All Timing Characteristics tables were updated from LVTTTL to Register Delays                                          | 3-26 to 3-64         |
|                                | The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.                                               | 3-74 to 3-79         |
|                                | F <sub>TCKMAX</sub> was updated in Table 3-98.                                                                         | 3-80                 |
| Advance v0.4<br>(October 2005) | The "Packaging Tables" table was updated.                                                                              | ii                   |
| Advance v0.3                   | Figure 2-11 was updated.                                                                                               | 2-9                  |
|                                | The "Clock Resources (VersaNets)" section was updated.                                                                 | 2-9                  |
|                                | The "VersaNet Global Networks and Spine Access" section was updated.                                                   | 2-9                  |
|                                | The "PLL Macro" section was updated.                                                                                   | 2-15                 |
|                                | Figure 2-27 was updated.                                                                                               | 2-28                 |
|                                | Figure 2-20 was updated.                                                                                               | 2-19                 |
|                                | Table 2-5 was updated.                                                                                                 | 2-25                 |
|                                | Table 2-6 was updated.                                                                                                 | 2-25                 |
|                                | The "FIFO Flag Usage Considerations" section was updated.                                                              | 2-27                 |
|                                | Table 2-33 was updated.                                                                                                | 2-51                 |
|                                | Figure 2-24 was updated.                                                                                               | 2-31                 |
|                                | The "Cold-Sparing Support" section is new.                                                                             | 2-34                 |
|                                | Table 2-45 was updated.                                                                                                | 2-64                 |
|                                | Table 2-48 was updated.                                                                                                | 2-81                 |
|                                | Pin descriptions in the "JTAG Pins" section were updated.                                                              | 2-51                 |
|                                | The "Pin Descriptions" section was updated.                                                                            | 2-50                 |
|                                | Table 3-7 was updated.                                                                                                 | 3-6                  |